WL865E4-P  36.07.001
m2mb_spi_slave.h
Go to the documentation of this file.
1 /*===============================================================================================*/
2 /* >>> Copyright (C) Telit Communications S.p.A. Italy All Rights Reserved. <<< */
30 /* Global declarations ==========================================================================*/
31 #ifndef M2MB_SLAVE_SPI_API_H
32 #define M2MB_SLAVE_SPI_API_H
33 
43 /*-----------------------------------------------------------------------------------------------*/
44 
49 /*-----------------------------------------------------------------------------------------------*/
50 
51 /* Global typedefs ==============================================================================*/
52 
53 #define M2MB_SLAVE_WRITE_DONE_EVT (0x00000001)
54 #define M2MB_SLAVE_INIT_DONE_EVT (0x00000002)
56 #define M2MB_SPI_SLAVE_RECEIVE_BUFFER_COUNT (12)
57 #define M2MB_SPI_SLAVE_RECEIVE_BUFFER_SIZE (1536)
59 #define M2MB_NUM_BUFFERS_PER_MBOX (12)
61 #define M2MB_SPI_SLAVE_WRITE_BUFFER_SIZE (2048)
63 #define M2MB_MBOX_BLOCK_SIZE 256
64 #define M2MB_MBOX_MSG_HDR_SIZE (2)
65 #define M2MB_MBOX_PAYLOAD_MAX_SIZE (M2MB_SPI_SLAVE_RECEIVE_BUFFER_SIZE-M2MB_MBOX_MSG_HDR_SIZE)
67 #ifdef M2MB_TX_MULTIPLE_ENQ_ENABLE
68 #define M2MB_SPI_SLAVE_WRITE_BUFFER_MAX ((M2MB_SPI_SLAVE_WRITE_BUFFER_SIZE/M2MB_SPI_SLAVE_RECEIVE_BUFFER_SIZE)+1)
69 #else
70 #define M2MB_SPI_SLAVE_WRITE_BUFFER_MAX (1)
71 #endif
72 
73 //#define M2MB_MBOX_MAX_TX_SIZE 1536
74 #define M2MB_MBOX_MAX_TX_SIZE M2MB_MBOX_BLOCK_SIZE
76 #define M2MB_SPI_SLAVE_FLOW_CTRL_LOW_THRESHOLD 3
77 #define M2MB_SPI_SLAVE_FLOW_CTRL_HIGH_THRESHOLD 6
79 #define M2MB_SPI_SLAVE_MBOX_ID (0)
82 typedef struct M2MB_SLAVE_SPI_WRITE_REQUEST_S {
87 
90 typedef struct M2MB_SLAVE_MBOX_MSG_S {
91  UINT16 length;
94 
96 typedef struct M2M_SLAVE_SPI_BUFFER_S {
105 
107 typedef struct M2MB_SLAVE_SPI_S {
108 
118 
119 #ifdef M2MB_TX_MULTIPLE_ENQ_ENABLE
120  UINT8 tx_req_cnt;
121  UINT8 tx_done_cnt;
122 #endif
123 
140 typedef enum {
145 
146 /* Global functions =============================================================================*/
147 /*-----------------------------------------------------------------------------------------------*/
238 /*-----------------------------------------------------------------------------------------------*/
240 /*-----------------------------------------------------------------------------------------------*/
294 /*-----------------------------------------------------------------------------------------------*/
352 /*-----------------------------------------------------------------------------------------------*/
417 /*-----------------------------------------------------------------------------------------------*/
483 void m2mb_slave_spi_resume_recv(INT32 instance_id, INT32 mbox);
484 /*-----------------------------------------------------------------------------------------------*/
552 void m2mb_slave_spi_pause_recv(INT32 instance_id, INT32 mbox);
553 /*-----------------------------------------------------------------------------------------------*/
621 void m2mb_slave_spi_tx_credit_inc(INT32 instance_id, INT32 mbox);
622 /*-----------------------------------------------------------------------------------------------*/
692 void m2mb_slave_spi_deinit(int instance_id, int mbox);
693 /*-----------------------------------------------------------------------------------------------*/
731 void m2mb_slave_spi_post_init(UINT32 instance_id,INT32 mbox,
732  UINT32 block_size, UINT32 rxmsg_size,void *pResetCb);
733 /*-----------------------------------------------------------------------------------------------*/
836 INT32 m2mb_slave_spi_pre_init(UINT32 instance_id,INT32 mbox, UINT32 rx_buf_size,
837  void *pInitCb,void *pSendCb,void *pRecvCb, void *pContext);
841 /*-----------------------------------------------------------------------------------------------*/
842 #endif /* M2MB_SLAVE_SPI_API_H*/
unsigned char UINT8
Definition: m2mb_types.h:83
CHAR rx_buffer[M2MB_SPI_SLAVE_RECEIVE_BUFFER_COUNT][M2MB_SPI_SLAVE_RECEIVE_BUFFER_SIZE]
M2MB_SLAVE_SPI_BUFFER_T rx_buf_info[M2MB_SPI_SLAVE_RECEIVE_BUFFER_COUNT]
#define M2MB_SPI_SLAVE_RECEIVE_BUFFER_COUNT
M2MB_OS_SEM_HANDLE sem_handle
struct M2M_SLAVE_SPI_BUFFER_S M2MB_SLAVE_SPI_BUFFER_T
void m2mb_slave_spi_resume_recv(INT32 instance_id, INT32 mbox)
sends rx resume indication to host
void m2mb_slave_spi_pause_recv(INT32 instance_id, INT32 mbox)
sends rx pause indication to host
struct M2MB_SLAVE_SPI_WRITE_REQUEST_S M2MB_SLAVE_SPI_WRITE_REQUEST_T
void m2mb_slave_spi_post_init(UINT32 instance_id, INT32 mbox, UINT32 block_size, UINT32 rxmsg_size, void *pResetCb)
additional initialisation needed for mbox
struct M2MB_SLAVE_MBOX_MSG_S M2MB_SLAVE_MBOX_MSG_T
struct M2M_SLAVE_SPI_BUFFER_S * next
INT32 m2mb_slave_spi_recv_buflist_dequeue(INT32 instance_id, INT32 mbox, M2MB_SLAVE_SPI_BUFFER_T **pbufinfo)
deques a list of completed receive buffers.
M2MB_OS_EV_HANDLE ev_init_handle
UINT8 tx_buffer[M2MB_SPI_SLAVE_WRITE_BUFFER_MAX][2048]
unsigned short UINT16
Definition: m2mb_types.h:84
unsigned long int UINT32
Definition: m2mb_types.h:85
char CHAR
Definition: m2mb_types.h:74
#define M2MB_SPI_SLAVE_RECEIVE_BUFFER_SIZE
void m2mb_slave_spi_deinit(int instance_id, int mbox)
stops mbox h/w and deallocates dma resources
INT32 m2mb_slave_spi_pre_init(UINT32 instance_id, INT32 mbox, UINT32 rx_buf_size, void *pInitCb, void *pSendCb, void *pRecvCb, void *pContext)
mobox initialisation
HANDLE M2MB_OS_SEM_HANDLE
Definition: m2mb_os_sem.h:92
M2MB_SLAVE_SPI_WRITE_REQUEST_T write_req
void m2mb_slave_spi_tx_credit_inc(INT32 instance_id, INT32 mbox)
Increments the Host Tx credit counter registers.
M2MB_SLAVE_SPI_BUFFER_T tx_buf_info[M2MB_SPI_SLAVE_WRITE_BUFFER_MAX]
signed int INT32
Definition: m2mb_types.h:80
M2MB_OS_EV_HANDLE ev_tx_handle
INT32 m2mb_slave_spi_send_buflist_dequeue(INT32 instance_id, INT32 mbox, M2MB_SLAVE_SPI_BUFFER_T **pbufinfo)
deques a list of completed send buffers.
qapi_HTC_Instance_id_t
#define M2MB_MBOX_PAYLOAD_MAX_SIZE
#define M2MB_SPI_SLAVE_WRITE_BUFFER_MAX
INT32 m2mb_slave_spi_send_buflist_enqueue(INT32 instance_id, INT32 mbox, M2MB_SLAVE_SPI_BUFFER_T *bufinfo)
enques tx buffer.
HANDLE M2MB_OS_EV_HANDLE
Definition: m2mb_os_ev.h:103
struct M2MB_SLAVE_SPI_S M2MB_SLAVE_SPI_T
INT32 m2mb_slave_spi_recv_buflist_enqueue(INT32 instance_id, INT32 mbox, M2MB_SLAVE_SPI_BUFFER_T *bufinfo)
enques recieve buffer.