Modern system-on-chip (SoC) designs contain a high level of complexity in the reset distribution and synchronization circuitry. Verifying that a design can be correctly reset under all modes of operation presents a significant challenge. In this article, we present the commonly occurring issues that are involved in reset tree verification and solutions to address them.

INTRODUCTION

Today's SoC designs integrate many design IP blocks from various providers, each with their own implementation of reset. The reset architecture of a digital design can also be very complex. Designs have multiple sources of reset, such as power-on reset, hardware resets, debug resets, software resets, and watchdog timer reset. Errors in reset design can lead to metastability, glitches or other functional failures of the system. Furthermore, complex interactions can occur with the convergence of multiple resets, multiple clocks and multiple power domains. In many cases, this leads to a reset tree that is larger and more complex than the clock tree. Many of the concerns related to clock tree synthesis and load balancing now apply to the reset tree as well. Clearly, it’s a challenge to ensure that all sources of reset propagate safely to the intended destinations under all conditions!

Traditionally, simulation has been the primary method used to verify reset behavior, often with a heavy reliance on gate level simulation. However, RTL-level simulation testing is often incomplete, and gate level simulation can only be run late in the design cycle. Even worse, typically reset-related bugs are of a very serious nature, rendering the chip completely unusable. For example, a reset bug may prevent the reset of the design to a known good starting state, making its operation completely unreliable. In more extreme cases, the design may consume too much power during assertion of reset, causing the device to overheat and be permanently damaged. All of these factors negatively combine to cause costly, late-stage design changes; and, in the worst case, multi-million dollar silicon re-spins and time-to-market delays.

COMMON PROBLEMS

We first highlight some of the common reset architecture issues that we have seen in our experience on real world designs. We will separate it into two main categories: (a) issues related to correctness of reset trees and (b) issues related to the usage of resets.

A. Reset Distribution Tree

The first set of reset design issues are related to the incorrect implementation of resets. These problems are usually detected in the reset tree. Figure 1 shows an example—if this reset tree is incorrect, then all the other checking based on the reset sourced in the design will be incorrect, and the chip will not function properly. There is a long list of potential problems that we have seen, and we highlight two common ones here.

In general, resets can only be defined as asynchronous or synchronous to a clock. Sometimes, it’s being used as synchronous reset for clock1, and asynchronous for clock2. This usually indicates a misunderstanding of the reset in the system. Figure 2a shows a simple schematic in which a reset is used as both asynchronous and synchronous.

Sometimes while the design is evolving, wrong logic could be inserted into the reset tree. Incorrect logic can come in different forms. Some common problems

![Figure 1: Typical Reset Tree Topology](image)
include the addition of tristate buffers and gates such as XOR gate, as shown in Figure 2b and 2c.

![Figure 2a: Reset with Mixed Types](image1)

![Figure 2b: Unexpected Tri-state](image2)

![Figure 2c: Unexpected Gate](image3)

To describe this set of problems, we need to first define the terms “reset domain” and “clock-domain”. A reset domain is characterized by the following attributes - a) Type - synchronous or asynchronous b) Polarity - active low or active high c) Value - set for 1 and reset for 0 d) the top resetting signal. Multiple synchronous reset domains can be grouped together. Similarly, a clock-domain indicates the clock source of a given register and optionally, the clock polarity. Multiple synchronous clock sources can be grouped together in a single clock-domain.

In a design with multiple reset and clock-domains, it is important to verify that resets are used properly in the context of the clocking scheme design. Specifically, the reset tree annotates the sequential elements in the design with the reset domain information. The clock tree is generated and the clock-domain information is annotated on every register. With every register in the design having a clock-domain and reset domain, the usage of the resets in a particular clock-domain can be determined. With this information, the reset analysis can identify asynchronous reset crossings between sequential elements in the same clock-domain, as well as identify crossings between asynchronous and synchronous resets between registers in the same clock-domain. These paths between resets are called Reset Domain Crossing (RDC) paths.

All asynchronous reset signals should be synchronized to the target clock-domains before being used. If the reset is de-asserted (released) asynchronously, it may violate the reset recovery

**B. Reset Usage**
The second set of reset problems is related to usage of the reset signaling to initialize the design.
time leading to metastability. When an asynchronous reset violates the setup and hold requirements for a register, the metastability due to reset will result in a random delayed release of reset on the metastable registers. Figure 3 shows the waveform for the asynchronous reset problem.

To protect the circuit from metastability due to reset, reset synchronizers needs to be inserted. Figure 4a and Figure 4b show 2 typical reset synchronizers. The external reset signal, RST_n, is active low. When it is asserted, the output of the reset synchronizer will be ‘0’ immediately. When RST_n is released, the output of the reset synchronizer will be ‘1’ in the next or the cycle after. The release of the reset signal is synchronized to the clock, CLK. The synchronizer prevents timing violation when the reset is de-asserted. Figure 4c shows the waveform at the output when synchronizer is inserted. Note that there is no metastability, and the deassertion at Q is delayed by one cycle.

Once resets are synchronized, designers must ensure that the reset signals are used properly in downstream logic. Two common problems are that resets are used with wrong polarity or clock. Figure 5a shows that the downstream register using the synchronized reset is clocked in a different clock (CLK2) from reset synchronizer (CLK). Clock-Domain Crossing (CDC) analysis\[5] will detect a CDC crossing and the problem will be identified during CDC verification. Figure 5b shows that the register reset by the synchronizer is using active high reset, while the synchronizer is an active-low reset. Since this is not a CDC crossing, this error will not be caught by CDC tools, and cannot be caught easily.

C. Reset Domain Crossing (RDC)
The third set of reset problems is related to reset domain crossing (RDC) paths. Most modern chips employ multiple clock-domains, and metastability in such designs due to these asynchronous clock domains “crossing” is a known issue.\[3][4] Advanced tools are available to catch such structural and functional CDC issues. However, even if the data
path is in the same clock-domain, if the reset of the source flop is different from that of the destination register, this asynchronous crossing path can lead to metastability at the destination register. This crossing involves understanding the use of reset domains and their interaction with clock-domains.[6][7]

The simplest case of RDC is when transmit and receive flops were reset by signals belonging to different reset domains. Figure 6a shows a simple RDC path. If RST1 is asserted while RST2 is not asserted, DFF2 can sample asynchronous data.

If the data transition is within the setup and hold window, then the DFF2 output will become metastable, as shown in Figure 6b.

Design structures used in reset architecture can mitigate RDC problems. One of the RDC synchronization methods is to isolate the input of the receiving domain from the output of the source domain. This requires enable signal to be generated in receiving clock and reset domain which isolates the input of the receiving register when the asynchronous reset of the transmitting domain is asserted. Isolation by gating can happen through the data path or the clock path of the receiving domain, as shown in Figure 7.
In general, chips partition resets through the use of delays in phases to avoid power surges which could burn the chip. This could lead to another problem. Figure 8 shows a simple example. The assertion of RST will cause DFF2 to reset while DFF2 is still in functional state. The inconsistent reset delay between adjacent registers causes incorrect data at the downstream logic. The reset structure assumes that RST is asserted for more than 3 cycles. If RST is only asserted 2 cycles, then when RST deasserts, DFF2 will be corrupted by DFF1 before DFF1 gets the reset signal.

![Figure 8](image)

### VERIFICATION RESULTS

Because the metastability induced by the reset circuitry issues described above cannot be modeled by simulation, the Questa® Reset Check app - based on CDC analysis technology - can be employed to automatically perform an exhaustive, bottom-up reset tree analysis, then automatically generates and proves assertions that cover numerous reset-specific structural checks. Using real-world DUTs from customers in a variety of industries, Questa® Reset Check was run on 3 designs of varying complexity including a prototype block, a functional controller and a networking design unit (Table 1 above right). Each of the designs show different interactions between the generated clock-domains and the inferred reset domains leading to domain crossing issues. For example, Design 2 has a large number of reset domains, leading to a large number of reset domain crossings. In general, users can customize the analysis by assigning explicit values to the control signals, or by grouping the clock and reset signals explicitly with directives.

<table>
<thead>
<tr>
<th>Design complexity</th>
<th>Design 1</th>
<th>Design 2</th>
<th>Design 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of registers</td>
<td>305</td>
<td>47016</td>
<td>43622</td>
</tr>
<tr>
<td>Number of latches</td>
<td>0</td>
<td>592</td>
<td>0</td>
</tr>
<tr>
<td>Number of RAMs</td>
<td>2</td>
<td>0</td>
<td>64</td>
</tr>
<tr>
<td>Number of Gate-level modules</td>
<td>0</td>
<td>88</td>
<td>20</td>
</tr>
</tbody>
</table>

### Reset/Clock Domains Information

<table>
<thead>
<tr>
<th></th>
<th>Design 1</th>
<th>Design 2</th>
<th>Design 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total number of reset domains</td>
<td>3</td>
<td>36</td>
<td>48</td>
</tr>
<tr>
<td>Total number of clock domains</td>
<td>9</td>
<td>5</td>
<td>12</td>
</tr>
<tr>
<td>Number of clocks crossing reset domains</td>
<td>2</td>
<td>3</td>
<td>6</td>
</tr>
<tr>
<td>Number of resets crossing clock domains</td>
<td>2</td>
<td>5</td>
<td>5</td>
</tr>
</tbody>
</table>

### Number of (RDC) Reset Domain Crossings

<table>
<thead>
<tr>
<th></th>
<th>Design 1</th>
<th>Design 2</th>
<th>Design 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data path across same clock domain</td>
<td>3</td>
<td>25766</td>
<td>225</td>
</tr>
<tr>
<td>Data path across different clock domains</td>
<td>0</td>
<td>2618</td>
<td>42</td>
</tr>
</tbody>
</table>

### Results of Static Analysis

<table>
<thead>
<tr>
<th></th>
<th>Design 1</th>
<th>Design 2</th>
<th>Design 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Missing asynchronous reset synchronizer</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Unexpected gate in reset tree</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Reset signal used as asynchronous and synchronous</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>Good asynchronous reset synchronizer</td>
<td></td>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>

**Table 1: Summary of Reset Verification**

Other static reset issues found in the designs included:

- Unused user specified resets
- Conflicts between specification and reset usage
- Combinational logic before asynchronous reset synchronizer
- Asynchronous reset used incorrectly in data

The reset domain crossing across data path registers in the same clock-domain is a RDC violation. Figure 9a
shows a simple RDC violation with start register ‘mask’ reset asynchronously by a signal ‘rst’ driving the end register ‘rx_masked_data’ reset asynchronously by a different signal ‘clr’. Both the registers are clocked by the output of a scan mode multiplexer thus belonging to the same clock-domain.

Figure 9b illustrates a reset used synchronously and asynchronously in a design. The highlighted path shows the top primary reset input rst_HT_L resetting the first register asynchronously and resetting the second register on the right hand side through a synchronous reset mux select.

CONCLUSION
In this article we presented several common reset problems, the corresponding reset verification challenges, and proposed a comprehensive solution to address these challenges. We have also demonstrated the solution’s effectiveness through verification of several customer designs, and presented the issues discovered. We also showed that many of these issues are hard to catch bugs that cannot be caught easily with simulation or traditional verification techniques.

REFERENCES
VERIFICATION ACADEMY
The Most Comprehensive Resource for Verification Training

32 Video Courses Available Covering

- UVM Debug
- Portable Stimulus Basics
- SystemVerilog OOP
- Formal Verification
- Intelligent Testbench Automation
- Metrics in SoC Verification
- Verification Planning
- Introductory, Basic, and Advanced UVM
- Assertion-Based Verification
- FPGA Verification
- Testbench Acceleration
- PowerAware Verification
- Analog Mixed-Signal Verification

UVM and Coverage Online Methodology Cookbooks
Discussion Forum with more than 8250 topics
Verification Patterns Library

www.verificationacademy.com