## LTC4210-1/LTC4210-2

## Hot Swap Controller in 6-Lead SOT-23 Package

## feATURES

- Allows Safe Board Insertion and Removal from a Live Backplane
- Adjustable Analog Current Limit with Circuit Breaker
- Fast Response Limits Peak Fault Current
- Automatic Retry or Latch Off On Current Fault
- Adjustable Supply Voltage Power-Up Rate
- High Side Drive for External MOSFET Switch
- Controls Supply Voltages from 2.7V to 16.5V
- Undervoltage Lockout
- Adjustable Overvoltage Protection
- Low Profile (1mm) SOT-23 (ThinSOTTM) Package


## APPLICATIOOS

- Hot Board Insertion
- Electronic Circuit Breaker
- Industrial High Side Switch/Circuit Breaker


## DESCRIPTIOn

The LTC ${ }^{\otimes} 4210$ is a 6 -pin SOT-23 hot swap controller that allows a board to be safely inserted and removed from a live backplane. An internal high side switch driver controls the GATE of an external N-channel MOSFET for a supply voltage ranging from 2.7 V to 16.5 V . The LTC4210 provides the initial timing cycle and allows the GATE to be ramped up at an adjustable rate.

The LTC4210 features a fast current limit loop providing active current limiting together with a circuit breaker timer. The signal at the ON pin turns the part on and off and is also used for the reset function.

This part is available in two options: the LTC4210-1 for automatic retry on overcurrent fault and the LTC4210-2 for latch off on an overcurrent fault.
$\overline{\mathbf{\Sigma T}}$, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and ThinSOT is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## TYPICAL APPLICATION

Single Channel 5V Hot Swap Controller


Power-Up Sequence


## LTC4210-1/LTC4210-2

## ABSOLUTE MAXIMUM RATINGS

## PIn CONFIGURATIOn

(Note 1)
Supply Voltage (VCC) ............................................... 17 V
Input Voltage (SENSE, TIMER)... -0.3 V to ( $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ )
Input Voltage (ON) $\qquad$ .-0.3 V to 17 V
Output Voltage (GATE) .......... Internally Limited (Note 3)
Operating Temperature Range
LTC4210-1C/LTC4210-2C
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC4210-1//LTC4210-21 ....................... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range .................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec )................... $300^{\circ} \mathrm{C}$


## ORDER IOFORMATIOी nttp://www.linear.com/product/LTC4210-1\#orderinfo

Lead Free Finish

| TAPE AND REEL (MINI) | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC4210-1CS6\#TRMPBF | LTC4210-1CS6\#TRPBF | LTYW | 6-Lead Plastic TSOT-23 | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC4210-2CS6\#TRMPBF | LTC4210-2CS6\#TRPBF | LTYX | 6-Lead Plastic TSOT-23 | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC4210-1IS6\#TRMPBF | LTC4210-1IS6\#TRPBF | LTF5 | 6-Lead Plastic TSOT-23 | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC4210-2IS6\#TRMPBF | LTC4210-2IS6\#TRPBF | LTF6 | 6-Lead Plastic TSOT-23 | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

TRM $=500$ pieces.
Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS The o denotes the specifications which apply over the tull operating
temperature range, otherwise specifications are at $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{C C}=5 \mathrm{~V}$, unless otherwise noted. (Note 2)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cC }}$ | Supply Voltage |  | $\bullet$ | 2.7 |  | 16.5 | V |
| ICC | $V_{C C}$ Supply Current |  | $\bullet$ |  | 0.65 | 3.5 | mA |
| VLKOR | $V_{C C}$ Undervoltage Lockout Release | $\mathrm{V}_{\text {CC }}$ Rising | $\bullet$ | 2.2 | 2.5 | 2.65 | V |
| VLKOHYST | $\mathrm{V}_{\text {CC }}$ Undervoltage Lockout Hysteresis |  |  |  | 100 |  | mV |
| I INON | ON Pin Input Current |  | $\bullet$ | -10 | 0 | 10 | $\mu \mathrm{A}$ |
| $l_{\text {INSENSE }}$ | SENSE Pin Input Current | $V_{\text {SENSE }}=V_{\text {CC }}$ | $\bullet$ | -10 | 5 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CB }}$ | Circuit Breaker Trip Voltage | $V_{C B}=\left(V_{\text {CC }}-V_{\text {SENSE }}\right)$ | $\bullet$ | 44 | 50 | 56 | mV |
| I GATEUP | GATE Pin Pull-Up Current | $V_{\text {GATE }}=0 \mathrm{~V}$ | $\bullet$ | -5 | -10 | -15 | $\mu \mathrm{A}$ |
| $I_{\text {GATEDN }}$ | GATE Pin Pull-Down Current | $\begin{aligned} & V_{\text {TIMER }}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {GATE }}=3 \mathrm{~V} \text { or } \\ & V_{\text {ON }}=0 \mathrm{~V}, \mathrm{~V}_{\text {GATE }}=3 \mathrm{~V} \text { or } \\ & V_{\text {CC }}-V_{\text {SENSE }}=100 \mathrm{mV}, V_{\text {GATE }}=3 \mathrm{~V} \end{aligned}$ |  |  | 25 |  | mA |
| $\overline{\Delta V_{\text {GATE }}}$ | External N-Channel Gate Drive | $\begin{aligned} & V_{G A T E}-V_{C C}, V_{C C}=2.7 \mathrm{~V} \\ & V_{G A T E}-V_{C C}, V_{C C}=3 \mathrm{~V} \\ & V_{G A T E}-V_{C C}, V_{C C}=3.3 \mathrm{~V} \\ & V_{G A T E}-V_{C C}, V_{C C}=5 \mathrm{~V} \\ & V_{G A T E}-V_{C C}, V_{C C}=12 \mathrm{~V} \\ & V_{G A T E}-V_{C C}, V_{C C}=15 \mathrm{~V} \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ | $\begin{aligned} & 4.0 \\ & 4.5 \\ & 5.0 \\ & 10 \\ & 9.0 \\ & 6.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 7.5 \\ & 8.5 \\ & 12 \\ & 12 \\ & 11 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 8 \\ 10 \\ 12 \\ 16 \\ 16 \\ 18 \\ \hline \end{gathered}$ | V $V$ $V$ $V$ $V$ $V$ $V$ |
| $\mathrm{I}_{\text {TIMERUP }}$ | TIMER Pin Pull-Up Current | Initial Cycle, $\mathrm{V}_{\text {TIMER }}=1 \mathrm{~V}$ During Current Fault Condition, $\mathrm{V}_{\text {TIMER }}=1 \mathrm{~V}$ | $\bullet$ | $\begin{gathered} -2 \\ -25 \end{gathered}$ | $\begin{gathered} -5 \\ -60 \end{gathered}$ | $\begin{aligned} & -8.5 \\ & -100 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| 1 timerdn | TIMER Pin Pull-Down Current | After Current Fault Disappears, $\mathrm{V}_{\text {TIMER }}=1 \mathrm{~V}$ Under Normal Conditions, $\mathrm{V}_{\text {TIMER }}=1 \mathrm{~V}$ | $\bullet$ |  | $\begin{gathered} 2 \\ 100 \end{gathered}$ | 3.5 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {TIMER }}$ | TIMER Pin Threshold | High Threshold, TIMER Rising Low Threshold, TIMER Falling | $\bullet$ | $\begin{aligned} & 1.22 \\ & 0.15 \end{aligned}$ | $\begin{aligned} & 1.3 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 1.38 \\ & 0.25 \end{aligned}$ | V |
| $\mathrm{V}_{\text {TMRHYST }}$ | TIMER Low Threshold Hysteresis |  |  |  | 100 |  | mV |
| $\mathrm{V}_{\text {ON }}$ | ON Pin Threshold | ON Threshold, ON Rising | $\bullet$ | 1.22 | 1.3 | 1.38 | V |
| $\mathrm{V}_{\text {ONHYST }}$ | ON Pin Threshold Hysteresis |  |  |  | 80 |  | mV |
| tofF(TMRHIGH) | Turn-Off Time (TIMER Rise to GATE Fall) | $\mathrm{V}_{\text {TIMER }}=0 \mathrm{~V}$ to 2V Step, $\mathrm{V}_{\text {CC }}=\mathrm{V}_{\text {ON }}=5 \mathrm{~V}$ |  |  | 1 |  | $\mu \mathrm{S}$ |
| toff(OnLOW) | Turn-Off Time (ON Fall to GATE Fall) | $\mathrm{V}_{\text {ON }}=5 \mathrm{~V}$ to 0 V Step, $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ |  |  | 30 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {OFF (VCCLOW) }}$ | Turn-Off Time (VCC Fall to IC Reset) | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ to 2V Step, $\mathrm{V}_{\text {ON }}=5 \mathrm{~V}$ |  |  | 30 |  | $\mu \mathrm{s}$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 3: An internal Zener on the GATE pin clamps the charge pump voltage to a typical maximum voltage of 26 V . External overdrive of the GATE pin beyond the internal Zener voltage may damage the device. Without a limiting resistor, the GATE capacitance must be $<0.15 \mu \mathrm{~F}$ at maximum $V_{c c}$. If a lower GATE pin clamp voltage is desired, an external Zener diode may be used.

## LTC4210-1/LTC4210-2

TYPICAL PERFORMANCE CHARACTERISTICS


4210 G01

Supply Current vs Temperature


4210 G02



$I_{\text {Gateup }}$ vs Supply Voltage


Undervoltage Lockout Threshold vs Temperature

4210 G06


4210 G07


TYPICAL PERFORMANCE CHARACTERISTICS


4210 G10


4210 G16
$I_{\text {Timerup }}$ (In Initial Cycle) vs Temperature


4210 G11
$I_{\text {timerdn }}$ (In Cool-Off Cycle)
vs Supply Voltage


4210 G14
TIMER High Threshold vs Temperature

$I_{\text {TIMERUP }}$ (During Circuit Breaker Delay) vs Supply Voltage


4210 G12
$I_{\text {timerdn }}$ (In Cool-Off Cycle) vs Temperature


4210 G15
TIMER Low Threshold vs Supply Voltage


## LTC4210-1/LTC4210-2

TYPICAL PERFORMANCE CHARACTERISTICS








Overcurrent to GATE Low
Propagation Delay


## PIn functions

TIMER (Pin 1): Timer Input Pin. An external capacitor $\mathrm{C}_{\text {TIMER }}$ sets a $272.9 \mathrm{~ms} / \mu$ Finitial timing delay and a $21.7 \mathrm{~ms} /$ $\mu \mathrm{F}$ circuit breaker delay. The GATE pin turns off whenever the TIMER pin is pulled beyond the COMP2 threshold, such as for overvoltage detection with an external Zener.
GND (Pin 2): Ground Pin.
ON (Pin 3): ON Input Pin. The ON pin comparator has a low-to-high threshold of 1.3 V with 80 mV hysteresis and a glitch filter. When the ON pin is low, the LTC4210 is reset. When the ON pin goes high, the GATE turns on after the initial timing cycle.
GATE (Pin 4): GATE Output Pin. This pin is the high side gate drive of an external N-channel MOSFET. An internal charge pump provides a $10 \mu \mathrm{~A}$ pull-up current with Zener clamps to $\mathrm{V}_{C C}$ and ground. In overload, the error amplifier (EA) controls the external MOSFET to maintain a constant

Ioad current. An external R-Ccompensation network should be connected to this pin for current limit loop stability.
SENSE (Pin 5): Current Limit Sense Input Pin. A sense resistor between the $V_{C C}$ and SENSE pins sets the analog current limit. In overload, the EA controls the external MOSFET gate to maintain the SENSE pin voltage at 50 mV below $V_{C C}$. When the $E A$ is maintaining current limit, the TIMER circuit breaker mode is activated. The current limit loop/circuit breaker mode can be disabled by connecting the SENSE pin to the $V_{C C}$ pin.
$\mathbf{V}_{\text {CC }}$ (Pin 6): Positive Supply Input Pin. The operating supply voltage range is between 2.7 V to 16.5 V . An undervoltage lockout(UVLO) circuit with a glitch filter resets the LTC4210 when a low supply voltage is detected.
block diagram


## APPLICATIONS INFORMATION

## Hot Circuit Insertion

When circuit boards are inserted into live backplanes, the supply bypass capacitors can draw large transient currents from the backplane power bus as they charge. Such transient currents can cause permanent damage to connector pins, glitches on the system supply or reset other boards in the system.

The LTC4210 is designed to turn a printed circuit board's supply voltage ON and OFF in a controlled manner, allowing the circuit board to be safely inserted into or removed from a live backplane. The LTC4210 can reside either on the backplane or on the daughter board for hot circuit insertion applications.

## Overview

The LTC4210 is designed to operate over a range of supplies from 2.7V to 16.5V. Upon insertion, an undervoltage lockout circuit determines if sufficient supply voltage is present. When the ON pin goes high an initial timing cycle assures that the board is fully seated in the backplane before the MOSFET is turned on. A single timer capacitor sets the periods for all of the timer functions. After the initial timing cycle the LTC4210 can either start up in current limit or with a lower load current. Once the external MOSFET is fully enhanced and the supply has ramped up, the LTC4210 monitors the load current through an external sense resistor. Overcurrent faults are actively limited to $50 \mathrm{mV} / R_{\text {SENSE }}$ for a specified circuit breaker timer limit. The LTC4210-1 will automatically retry after a current limit fault while the LTC4210-2 latches off. The LTC4210-1 timer function limits the retry duty cycle to $3.8 \%$ for MOSFET cooling.

## Undervoltage Lockout

An internal undervoltage lockout (UVLO) circuit resets the LTC4210 if the $V_{C C}$ supply is too low for normal operation.

The UVLO has a low-to-high threshold of 2.5 V , a 100 mV hysteresis and a high-to-low glitch filter of $30 \mu \mathrm{~s}$. Above 2.5 V supply voltage, the LTC4210 will start if the ON pin conditions are met. A short supply dip below 2.4 V for less than $30 \mu$ s is ignored to allow for bus supply transients.

## ON Function

The ON pin is the input to a comparator which has a low-to-high threshold of 1.3 V , an 80 mV hysteresis and a high-to-low glitch filter of $30 \mu \mathrm{~s}$. A low input on the ON pin resets the LTC4210TIMER status and turns offthe external MOSFET by pulling the GATE pin to ground. A low-to-high transition on the ON pin starts an initial cycle followed by a start-up cycle. A 10k pull-up resistor connecting the ON pin to the supply is recommended. The 10k resistor shunts any potential static charge on the backplane and reduces the overvoltage stress at the ON pin during live insertion. Alternatively, an external resistor divider at the ON pin can be used to program an undervoltage lockout value higher than the internal UVLO circuit. An RC filter can be added at the ON pin to increase the delay time at card insertion if the internal glitch filter delay is insufficient.

## GATE Function

During hot insertion of the PCB, an abrupt application of supply voltage charges the external MOSFET drain/gate capacitance. This can cause an unwanted gate voltage spike. An internal proprietary circuit holds GATE Iow before the internal circuitry wakes up. This reduces the MOSFET current surges substantially at insertion. The GATE pin is held low in reset mode and during the initial timing cycle. In the start-up cycle the GATE pin is pulled up by a $10 \mu \mathrm{~A}$ current source. During an overcurrent fault condition, the error amplifier servoes the GATE pinto maintain a constant current to the load until the circuit breaker trips. When the circuit breaker trips, the GATE pin shuts down abruptly.

## LTC4210-1/LTC4210-2

## APPLICATIONS INFORMATION

## Current Limit Circuit Breaker Function

The LTC4210 features a current limiting circuit breaker instead of a traditional comparator circuit breaker. When there is a sudden load current surge, such as a low impedance fault, the bus supply voltage can drop significantly to a point where the power to an adjacent card is affected, causing system malfunctions. The LTC4210 fast response error amplifier (EA) instantly limits current by reducing the external MOSFET GATE pin voltage. This minimizes the bus supply voltage drop and permits power budgeting and fault isolation without affecting neighboring cards. A compensation circuit should be connected to the GATE pin for current limit loop stability.

## Sense Resistor Consideration

The nominal fault current limit is determined by a sense resistor connected between $V_{C C}$ and the SENSE pin as given by Equation 1.

$$
\begin{equation*}
\mathrm{L}_{\text {LIMIT(NOM) }}=\frac{\mathrm{V}_{\text {CB(NOM) }}}{R_{\text {SENSE(NOM) }}}=\frac{50 \mathrm{mV}}{R_{\text {SENSE(NOM) }}} \tag{1}
\end{equation*}
$$

The power rating of the sense resistor should be rated at the fault current level. Table 2 in the Appendix lists some common sense resistors.

For proper circuit breaker operation, Kelvin-sense PCB connections between the sense resistor and the LTC4210 $V_{C C}$ and SENSE pins are strongly recommended. The drawing in Figure 1 illustrates the connections between the LTC4210 and the sense resistor. PCB layout should be balanced and symmetrical to minimize wiring errors. In addition, the PCB layout for the sense resistor should include good thermal management techniques for optimal sense resistor power dissipation.


Figure 1. Making PCB Connections to the Sense Resistor

## Calculating Current Limit

For a selected R $_{\text {SENSE }}$, the nominal load current is given by Equation 1. The minimum load current is given by Equation 2:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{LIMIT}(\mathrm{MIN})}=\frac{\mathrm{V}_{\text {CB(MIN) }}}{\mathrm{R}_{\text {SENSE(MAX) }}}=\frac{44 \mathrm{mV}}{R_{\text {SENSE(MAX) }}} \tag{2}
\end{equation*}
$$

where

$$
\mathrm{R}_{\text {SENSE(MAX) }}=\mathrm{R}_{\text {SENSE }} \cdot\left(1+\frac{\mathrm{R}_{\text {TOL }}}{100}\right)
$$

The maximum load current is given by Equation 3:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{LIMIT}(\mathrm{MAX})}=\frac{\mathrm{V}_{\mathrm{CB}(\mathrm{MAX})}}{\mathrm{R}_{\text {SENSE(MIN) }}}=\frac{56 \mathrm{mV}}{\mathrm{R}_{\text {SENSE(MIN })}} \tag{3}
\end{equation*}
$$

where

$$
\mathrm{R}_{\text {SENSE(MIN) })}=\mathrm{R}_{\text {SENSE }} \cdot\left(1-\frac{\mathrm{R}_{\text {TOL }}}{100}\right)
$$

## APPLICATIONS INFORMATION

If a $7 \mathrm{~m} \Omega$ sense resistor with $\pm 1 \%$ tolerance is used for current limiting, the nominal current limit is 7.14A. From Equations 2 and 3 , $\mathrm{I}_{\mathrm{LIMIT}(\mathrm{MIIN})}=6.22 \mathrm{~A}$ and $\mathrm{I}_{\mathrm{LIMIT}(\mathrm{MAX})}=$ 8.08A. For proper operation, the minimum current limit must exceed the circuit maximum operating load current with margin. The sense resistor power rating must exceed $V_{C B(M A X)}{ }^{2} / R_{\text {SENSE(MII) }}$.

## Frequency Compensation

A compensation circuit should be connected to the GATE pin for current limit loop stability.

## Method 1

The simplest frequency compensation network consists of $R_{C}$ and $\mathrm{C}_{\mathrm{C}}$ (Figure 2a). The total GATE capacitance is:

$$
\begin{equation*}
C_{G A T E}=C_{I S S}+C_{C} \tag{4}
\end{equation*}
$$

Generally, the compensation value in Figure 2a is sufficient for a pair of input wires less than a foot in length. Applications with longer input wires may require the $\mathrm{R}_{C}$ or $\mathrm{C}_{C}$ value to be increased for better fault transient performance. For a pair of three foot input wires, users can start with $\mathrm{C}_{\mathrm{C}}=$ $47 n F$ and $R_{C}=100 \Omega$. Despite the wire length, the general rule for $A C$ stability required is $C_{C} \geq 8 n F$ and $R_{C} \leq 1 k \Omega$.

## Method 2

The compensation network in Figure 2 b is similar to the circuitry used in method 1 but with an additional gate resistor $R_{G}$. The $R_{G}$ resistor helps to minimize high fre-

quency parasitic oscillations frequently associated with the power MOSFET. In some applications, the user may find that $R_{G}$ helps in short-circuit transient recovery as well. However, too large of an $R_{G}$ value will slow down the turn-off time. The recommended $\mathrm{R}_{\mathrm{G}}$ range is between $5 \Omega$ and $500 \Omega$. Usually, method 2 is preferred when the input supply voltage is greater than 10 V . $\mathrm{R}_{\mathrm{G}}$ limits the current flow into the GATE pin's internal zener clamp during transient events. The recommended $R_{C}$ and $C_{C}$ values are the same as method 1. The parasitic compensation capacitor $C_{P}$ is required when $0.2 \mu \mathrm{~F}$ < load capacitance $\mathrm{C}_{\mathrm{L}}<9 \mu \mathrm{~F}$, otherwise it is optional.

## Parasitic MOSFET Oscillation

There are two possible parasitic oscillations when the MOSFET operates as a source follower when ramping at power-up or during current limiting. The first type of oscillation occurs at high frequencies, typically above 1 MHz . This high frequency oscillation is easily damped with $\mathrm{R}_{\mathrm{G}}$ as mentioned in method 2.

The second type of oscillation occurs at frequencies between 200 kHz and 800 kHz due to the load capacitance being between $0.2 \mu \mathrm{~F}$ and $9 \mu \mathrm{~F}$, the presence of $\mathrm{R}_{\mathrm{G}}$ and $R_{C}$ resistance, the absence of a drain bypass capacitor, a combination of bus wiring inductance and bus supply output impedance. There are several ways to prevent this second type of oscillation. The simplest way is to avoid load capacitance below $10 \mu \mathrm{~F}$, the second choice is connecting an external $C_{p}>1.5 n F$.


Figure 2. Frequency Compensation

## APPLICATIONS InFORMATION

Whichever method of compensation is used, board level short-circuit testing is highly recommended as board layout can affect transient performance. Beside frequency compensation, the total gate capacitance $\mathrm{C}_{\text {GATE }}$ also determines the GATE start-up as in Equation 6. The $\mathrm{C}_{\text {GATE }}$ should be kept below $0.15 \mu \mathrm{~F}$ at high supply operation as the capacitive energy $\left(0.5 \bullet \mathrm{C}_{\mathrm{GATE}} \bullet \mathrm{V}_{\text {GATE }}{ }^{2}\right)$ is discharged by the LTC4210 internal pull-downtransistor. This prevents the internal pull-down transistor from overheating whenthe GATE turns off and/or is servoing during current limiting.

## Timer Function

The TIMER pin handles several key functions with an external capacitor, $\mathrm{C}_{\text {timer }}$. There are two comparator thresholds: COMP1 (0.2V) and COMP2 (1.3V). The four timing current sources are:

$$
\begin{aligned}
& 5 \mu \mathrm{~A} \text { pull-up } \\
& 60 \mu \mathrm{~A} \text { pull-up } \\
& 2 \mu \mathrm{~A} \text { pull-down } \\
& 100 \mu \mathrm{~A} \text { pull-down }
\end{aligned}
$$

The $100 \mu \mathrm{~A}$ is a nonideal current source approximating a 7 k resistor below 0.4 V .

## Initial Timing Cycle

When the card is being inserted into the bus connector, the long pins mate first which brings up the supply $V_{I N}$ at time point 1 of Figure 3. The LTC4210 is in reset mode as the ON pin is low. GATE is pulled low and the TIMER pin is pulled low with a $100 \mu \mathrm{~A}$ source. At time point 2 , the short pin makes contact and ON is pulled high. At this instant, a start-up check requires that the supply voltage be above UVLO, the ON pin be above 1.3 V and the TIMER pin voltage be less than 0.2 V . When these three conditions are fulfilled, the initial cycle begins and the TIMER pin is pulled high with $5 \mu \mathrm{~A}$. At time point 3, the TIMER reaches the COMP2 threshold and the first portion of the initial cycle ends. The $100 \mu \mathrm{~A}$ current source then pulls down
the TIMER pin until it reaches 0.2 V at time point 4 . The initial cycle delay (time point 2 to time point 4 ) is related to $\mathrm{C}_{\text {TIMER }}$ by equation:

$$
\begin{equation*}
\mathrm{t}_{\text {INITIAL }} \approx 272.9 \bullet \mathrm{C}_{\text {TIMER }} \mathrm{ms} / \mu \mathrm{F} \tag{5}
\end{equation*}
$$

When the initial cycle terminates, a start-up cycle is activated and the GATE pin ramps high. The TIMER pin continues to be pulled down towards ground.


Figure 3. Normal Operating Sequence

## Start-Up Cycle Without Current Limit

The GATE is released with a $10 \mu \mathrm{~A}$ pull-up at time point 4 of Figure 3. At time point 5, GATE reaches the external MOSFET threshold $\mathrm{V}_{\text {TH }}$ and $\mathrm{V}_{\text {OUT }}$ starts to follow the GATE ramp up. If the $\mathrm{R}_{\text {SENSE }}$ current is below the current limit, the GATE ramps at a constant rate of:

$$
\begin{equation*}
\frac{\Delta \mathrm{V}_{\mathrm{GATE}}}{\Delta \mathrm{~T}}=\frac{\mathrm{I}_{\mathrm{GATE}}}{\mathrm{C}_{\mathrm{GATE}}} \tag{6}
\end{equation*}
$$

where $\mathrm{C}_{\mathrm{GATE}}$ is the total capacitance at the GATE pin.

## APPLICATIONS INFORMATION

The current through $\mathrm{R}_{\text {SENSE }}$ can be divided into two components; $I_{\text {CLOAD }}$ due to the total load capacitance ( $\mathrm{C}_{\text {LOAD }}$ ) and ILOAD due to the noncapacitive load elements. The capacitive load typically dominates.

For a successful start-up without current limit, $I_{\text {RSENSE }}$ < limit:

$$
\begin{align*}
& I_{\text {RSENSE }}=I_{\text {CLOAD }}+I_{\text {LOAD }}<I_{\text {LIMIT }} \\
& I_{\text {RSENSE }}=\left(C_{\text {LOAD }} \cdot \frac{\Delta V_{O U T}}{\Delta T}\right)+I_{\text {LOAD }}<I_{\text {LIMIT }} \tag{7}
\end{align*}
$$

Due to the voltage follower configuration, the $\mathrm{V}_{\text {OUT }}$ ramp rate approximately tracks $\mathrm{V}_{\mathrm{GATE}}$ :

$$
\begin{equation*}
\frac{\Delta V_{O U T}}{\Delta T}=\frac{I_{\mathrm{CLOAD}}}{\mathrm{C}_{\mathrm{LOAD}}} \approx \frac{\Delta \mathrm{~V}_{\mathrm{GATE}}}{\Delta \mathrm{~T}}=\frac{\mathrm{I}_{\mathrm{GATE}}}{\mathrm{C}_{\mathrm{GATE}}} \tag{8}
\end{equation*}
$$

At time point $6, V_{\text {OUT }}$ is approximately $V_{\text {IN }}$ but GATE ramp-up continues until it reaches a maximum voltage. This maximum voltage is determined either by the charge pump or the internal clamp.

## Start-Up Cycle with Current Limit

If the duration of the current limit is brief during start-up (Figure 4) and it did not last beyond the circuit breaker function time out, the GATE behaves the same as in start-up without current limit except for the time interval between time point 5A and time point 5B. The servo amplifier limits $I_{\text {RSENSE }}$ by decreasing the $I_{\text {GATE }}$ current $(<10 \mu A)$.

$$
\begin{equation*}
I_{\text {RSENSE }}=I_{\text {LIMIT }}=\frac{50 \mathrm{mV}}{\mathrm{R}_{\text {SENSE }}} \tag{9}
\end{equation*}
$$

Equations 7 and 8 are applicable but with a lower GATE and $\mathrm{V}_{\text {OUT }}$ ramp rate.

## Gate Start-Up Time

The start-up time without current limit is given by:

$$
\begin{align*}
& \mathrm{t}_{\text {STARTUP }}=\mathrm{C}_{\mathrm{GATE}} \bullet \frac{\mathrm{~V}_{\text {TH }}+\mathrm{V}_{\text {IN }}}{\mathrm{I}_{\mathrm{GATE}}}  \tag{10}\\
& \mathrm{t}_{\text {STARTUP }}=\mathrm{C}_{\mathrm{GATE}} \bullet \frac{\mathrm{~V}_{\text {TH }}}{\mathrm{I}_{\text {GATE }}}+\mathrm{C}_{\mathrm{GATE}} \bullet \frac{\mathrm{~V}_{\text {IN }}}{\mathrm{I}_{\text {GATE }}}
\end{align*}
$$



Figure 4. Operating Sequence with Current Limiting at Start-Up Cycle

During current limiting, the second term in Equation 10 is partly modified from $\mathrm{C}_{\mathrm{GATE}} \bullet \mathrm{V}_{\text {IN }} / \mathrm{I}_{\text {GATE }}$ to $\mathrm{C}_{\text {LOAD }} \bullet \mathrm{V}_{\text {IN }} /$ $I_{\text {CLOAD }}$. The start-up time is now given by:

$$
\begin{align*}
\mathrm{t}_{\text {STARTUP }} & =\mathrm{C}_{\mathrm{GATE}} \bullet \frac{\mathrm{~V}_{\text {TH }}}{I_{\text {GATE }}}+\mathrm{C}_{\text {LOAD }} \bullet \frac{\mathrm{V}_{\text {IN }}}{I_{\mathrm{ILOAD}}}  \tag{11}\\
& =\mathrm{C}_{\text {GATE }} \bullet \frac{\mathrm{V}_{\text {TH }}}{I_{\text {GATE }}}+\mathrm{C}_{\text {LOAD }} \bullet \frac{\mathrm{V}_{\text {IN }}}{I_{\text {RSENSE }}-\mathrm{I}_{\text {LOAD }}}
\end{align*}
$$

For successful completion of current limit start-up cycle there must be a net current to charge $\mathrm{C}_{\text {LOAD }}$ and the current limit duration must be less than $t_{\text {CBDELAY. The }}$ Thecond term in Equation 11 has to fulfill Equation 12.

$$
\begin{equation*}
\mathrm{C}_{\text {LOAD }} \bullet \frac{\mathrm{V}_{\text {IN }}}{I_{\text {RSENSE }}-I_{\text {LOAD }}}<\mathrm{t}_{\text {CBDELAY }} \tag{12}
\end{equation*}
$$

## APPLICATIONS InFORMATION

## Circuit Breaker Timer Operation

When a current limit fault is encountered at time point A in Figure 5, the circuit breaker timing is activated with a $60 \mu \mathrm{~A}$ pull-up. The circuit breaker trips at time point B if the fault is still present and the TIMER pin voltage reaches the COMP2 threshold and the LTC4210 shuts down. For a continuous fault, the circuit breaker delay is:

$$
\begin{equation*}
\mathrm{t}_{\mathrm{CBDELAY}}=1.3 \mathrm{~V} \cdot \frac{\mathrm{C}_{\text {TIMER }}}{60 \mu \mathrm{~A}} \tag{13}
\end{equation*}
$$

Intermittent overloads may exceed the current limit as in Figure 6, but if the duration is sufficiently short, the TIMER pin may not reach the COMP2 threshold and the LTC4210 will not shut down. To handle this situation, the TIMER discharges with $2 \mu \mathrm{~A}$ whenever ( $\mathrm{V}_{\text {CC }}-$ SENSE) voltage is below the 50 mV limit and the TIMER voltage is between the COMP1 and COMP2 thresholds. When the TIMER voltage falls below the COMP1 threshold, the TIMER pin is discharged with an equivalent 7 k resistor (normal mode, $100 \mu \mathrm{~A}$ source) when (VCC - SENSE) voltage is below the 50 mV limit. If the TIMER pin does not drop below the COMP1 threshold, any intermittent overload with an aggregate duty cycle of more than $3.8 \%$ will eventually trip the circuit breaker. Figure 7 shows the circuit breaker response time in seconds normalized to $1 \mu \mathrm{~F}$. The asymmetric charging and discharging of TIMER is a fair gauge of MOSFET heating.

$$
\begin{equation*}
\frac{\mathrm{t}}{\mathrm{C}_{\text {TIMER }}}(\mathrm{s} / \mu \mathrm{F})=\frac{1.3 \mathrm{~V} \cdot 1 \mu \mathrm{~F}}{(60 \mu \mathrm{~A} \cdot \mathrm{D})-2 \mu \mathrm{~A}} \tag{14}
\end{equation*}
$$

When the circuit breaker trips, the GATE pin is pulled low. The TIMER enters latchoff mode with a $5 \mu \mathrm{~A}$ pull-up for the LTC4210-2 (latched-off version), while an auto-retry "cooloff" cycle begins with a $2 \mu$ A pull-down for the LTC4210-1 (auto-retry version). An auto-retry cool-off delay of the LTC4210-1 between COMP2 and COMP1 thresholds takes:

$$
\begin{equation*}
\mathrm{t}_{\text {COOLOFF }}=1.1 \mathrm{~V} \cdot \frac{\mathrm{C}_{\text {TIMER }}}{2 \mu \mathrm{~A}} \tag{15}
\end{equation*}
$$



Figure 5. A Continuous Fault Timing


Figure 6. Multiple Intermittent Overcurrent Condition


Figure 7. Circuit Breaker Timer Response for Intermittent Overload

## APPLICATIONS INFORMATION

## Auto-Retry After Current Fault (LTC4210-1)

Figure 8 shows the waveforms of the LTC4210-1 (autoretry version) during a circuit breaker fault. At time point B1, the TIMER trips the COMP2 threshold of 1.3 V . The GATE pin pulls to ground while TIMER begins a "cool-off" cycle with a $2 \mu \mathrm{~A}$ pull-down to the COMP1 threshold of 0.2 V . At time point C 1 , the TIMER pin pulls down with approximately a 7 k resistor to ground and a GATE start-up cycle is initiated. If the fault persists, the fault auto-retry duty cycle is approximately $3.8 \%$. Pulling the ON pin low for more than $30 \mu \mathrm{~s}$ will stop the auto-retry function and put the LTC4210 in reset mode.


Figure 8. Automatic Retry After Overcurrent Fault

## Latch-Off After Current Fault (LTC4210-2)

Figure 9 shows the waveforms of the LTC4210-2 (latch-off version) during a circuit breaker fault. At time point B, the TIMER trips the COMP2 threshold. The GATE pin pulls to ground while the TIMER pin is latched high by a $5 \mu \mathrm{~A}$ pullup. The TIMER pin eventually reaches the soft-clamped voltage (VCLAMP) of 2.3V. To clear the latchoff mode, the user can either pull the TIMER pin to below 0.2 V externally or cycle the ON pin low for more than $30 \mu \mathrm{~s}$.


Figure 9. Latchoff After Overcurrent Fault

## APPLICATIONS InFORMATION

Normal Mode/External Timer Control
Whenever the TIMER pin voltage drops below the COMP1 threshold, but is not in reset mode, the TIMER enters normal ( $100 \mu \mathrm{~A}$ source) mode with an equivalent 7 k resistive pull-down. Table 1 shows the relationship of $\mathrm{t}_{\text {INIIIIAL }}$, $\mathrm{t}_{\text {CbDELAY, }} \mathrm{t}_{\text {COOLOFF }}$ vS Cimer.
If the TIMER pin is pulled beyond the COMP2 threshold, the GATE pin is pulled to ground immediately. This allows the TIMER pin to be used for overvoltage detection, see Figure 11.
Externally forcing the TIMER pin below the COMP1 threshold will reset the TIMER to normal mode. During overvoltage detection, the TIMER's $100 \mu \mathrm{~A}$ pull-down current will continue to be on if ( $\mathrm{V}_{\mathrm{CC}}-\mathrm{SENSE}$ ) voltage is below 50 mV . If the ( $\mathrm{V}_{C C}-$ SENSE) voltage exceeds 50 mV during the overvoltage detection, the TIMER current will be the same as described for latched-off or autoretry mode.

Table 1. $\mathrm{t}_{\text {INITIAL }}, \mathrm{t}_{\text {CBDELAY }}, \mathrm{t}_{\text {COOLOFF }}$ vs $\mathrm{C}_{\text {TIMER }}$

| $\mathbf{C}_{\text {TIMER }}(\mu \mathrm{F})$ | $\mathrm{t}_{\text {IIItIAL }}(\mathrm{ms})$ | $\mathrm{t}_{\text {CBDELAY }}(\mathrm{ms})$ | $\mathrm{t}_{\text {Cooloff }}(\mathrm{ms})$ |
| :---: | :---: | :---: | :---: |
| 0.033 | 9.0 | 0.7 | 18.2 |
| 0.047 | 12.8 | 1 | 25.9 |
| 0.068 | 18.6 | 1.5 | 37.4 |
| 0.082 | 22.4 | 1.8 | 45.1 |
| 0.1 | 27.3 | 2.2 | 55 |
| 0.22 | 60.0 | 4.8 | 121 |
| 0.33 | 90.1 | 7.2 | 181.5 |
| 0.47 | 128.3 | 10.2 | 258.5 |
| 0.68 | 185.6 | 14.7 | 374 |
| 0.82 | 223.8 | 17.8 | 451 |
| 1 | 272.9 | 21.7 | 550 |
| 2.2 | 600.5 | 47.7 | 1210 |
| 3.3 | 900.7 | 71.5 | 1815 |

See the section OVERVOLTAGEDETECTION USING TIMER PIN for details of the application.

## Power-Off Cycle

The system can be reset by toggling the ON pin low for more than $30 \mu \mathrm{~s}$ as shown at time point 7 of Figure 3. The GATE pin is pulled to ground. The TIMER capacitor is also discharged to ground. $\mathrm{C}_{\text {LOAD }}$ discharges through the load. Alternatively, the TIMER pin can be externally driven above the COMP2 threshold to turn off the GATE pin.

## POWER MOSFET SELECTION

Power MOSFETs can be classified by $\mathrm{R}_{\text {DSON }}$ at $\mathrm{V}_{G S}$ gate drive ratings of $10 \mathrm{~V}, 4.5 \mathrm{~V}, 2.5 \mathrm{~V}$ and 1.8 V . Use the typical curves $\Delta V_{\text {GATE }}$ Vs Supply Voltage and $\Delta V_{\text {GATE }}$ Vs Temperature to determine whether the gate drive voltage is adequate for the selected MOSFET at the operating voltage.
In addition, the selected MOSFET should fulfill two $V_{G S}$ criteria:

1. Positive $V_{G S}$ absolute maximum rating > LTC4210 maximum $\Delta V_{G A T E}$, and
2. Negative $\mathrm{V}_{\mathrm{GS}}$ absolute maximum rating $>$ supply voltage. The gate of the MOSFET can discharge faster than Vout when shutting down the MOSFET with a large Cload.
If one of the conditions cannot be met, an external Zener clamp shown on Figure 10a or Figure 10b can be used. The selection of $\mathrm{R}_{\mathrm{G}}$ should be within the allowed LTC4210 package dissipation when discharging $\mathrm{V}_{\text {OUT }}$ via the Zener clamp.

## APPLICATIONS INFORMATION



Figure 10. Gate Protection Zener Clamp


Figure 11. Supply Side Overvoltage Protection

## APPLICATIONS InFORMATION

A MOSFET with a $\mathrm{V}_{\mathrm{GS}}$ absolute maximum rating of $\pm 20 \mathrm{~V}$ meets the two criteria for all the LTC4210 applications ranges from 2.7 V to 16.5 V . Typically most 10 V gate rated MOSFETs have $\mathrm{V}_{\mathrm{GS}}$ absolute maximum ratings of $\pm 20 \mathrm{~V}$ or greater, so no external $V_{G S}$ Zener clamp is needed. There are 4.5 V gate rated MOSFETs with $\mathrm{V}_{G S}$ absolute maximum ratings of $\pm 20 \mathrm{~V}$.

In addition to the MOSFET gate drive rating and $\mathrm{V}_{\mathrm{GS}}$ absolute maximum rating, other criteria such as $\mathrm{V}_{\mathrm{BDSS}}, \mathrm{I}_{\mathrm{D}(\mathrm{MAX})}$, $R_{D S(O N)}, P_{D}, \theta_{J A}, T_{J(M A X)}$ and maximum safe operating area should also be carefully reviewed. $V_{\text {BDSS }}$ should exceed the maximum supply voltage inclusive of spikes and ringing. $I_{D(M A X)}$ should be greater than the current limit, $\mathrm{I}_{\text {LIMIT }}$. $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ determines the MOSFET $\mathrm{V}_{\text {DS }}$ which together with $\mathrm{V}_{\mathrm{CB}}$ yields an error in the $\mathrm{V}_{\text {OUT }}$ voltage. At 2.7 V supply voltage, the total of $\mathrm{V}_{\mathrm{DS}}+\mathrm{V}_{\mathrm{CB}}$ of 0.1 V yields $3.7 \% V_{\text {OUT }}$ error.
The maximum power dissipated in the MOSFET is $\mathrm{I}_{\mathrm{LIMIT}}{ }^{2} \cdot \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ and this should be less than the maximum powerdissipation, $\mathrm{P}_{\mathrm{D}}$ allowed in that package. Given power dissipation, the MOSFET junction temperature, $T_{J}$ can be computed from the operating temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ and the MOSFET package thermal resistance $\left(\theta_{\mathrm{JA}}\right)$. The operating $T_{J}$ should be less than the $T_{J(M A X)}$ specification.

Next review the short-circuit condition under maximum supply $\mathrm{V}_{\text {IN(MAX) }}$ conditions and maximum current limit, LIIMIT(MAX) $^{\text {d }}$ during the circuit breaker time-out interval of $\mathrm{t}_{\text {CBDELAY }}$ with the maximum safe operating area of the MOSFET. The operation during output short-circuit conditions must be well within the manufacturer's recommended safe operating region with sufficient margin. To ensure a reliable design, fault tests should be evaluated in the laboratory.

## $V_{I N}$ TRANSIENT PROTECTION

Unlike most circuits, hot swap controllers typically are not allowed the good engineering practice of supply bypass
capacitors, since controlling the surge current to bypass capacitors at plug-in is the primary motivation for the hot swap controller. Although wire harness, backplane and PCB trace inductances are usually small, these can create large spikes when large currents are suddenly drawn, cut-off or limited. This can cause detrimental damage to board components unless measures are taken. Abrupt intervention can prevent subsequent damage caused by a catastrophic fault but it does cause a large supply transient. The energy stored in the lead/trace inductance is easily controlled with snubbers and/or transient voltage suppressors. Even when ferrite beads are used for electromagnetic interference (EMI) control, the low saturating current of ferrite will not pose a major problem if the transient voltage suppressors with adequate ratings are used. The transient associated with the GATE turn off can be controlled with a snubber and/or transient voltage suppressor. Snubbers such as RC networks are effective especially at low voltage supplies. The choice of RC is usually determined experimentally. The value of the snubber capacitor is usually chosen between 10 to 100 times the MOSFET Coss. The value of the snubber resistor is typically between $3 \Omega$ to $100 \Omega$. When the supply exceeds 7 V or EMI beads exist in the wire harness, a transient voltage suppressor and snubber are recommended to clip off large spikes and reduce the ringing. For supply voltages of 6 V or below, a snubber network should be sufficient to protect against transient voltages. In many cases, a simple short-circuit test can be performed to determine the need of the transient voltage suppressor.

## OVERVOLTAGE DETECTION USING THE TIMER PIN

Figure 11 shows a supply side overvoltage detection circuit. A Zener diode, a diode and COMP2 threshold sets the overvoltage threshold. Resistor RB biases the Zener diode voltage. Diode D1 blocks forward current in the Zener during start-up or output short-circuit. R TIMER with $\mathrm{C}_{\text {TIMER }}$ sets the overload noise filter.

## LTC4210-1/LTC4210-2

## APPERDIX

Table 2 lists some current sense resistors that can be used with the circuit breaker. Table 3 lists some power MOSFETs that are available. Since this information is
subject to change, please verify the part numbers with the manufacturer.

Table 2. Sense Resistor Selection Guide

| CURRENT LIMIT VALUE | PART NUMBER | DESCRIPTION | MANUFACTURER |
| :--- | :--- | :--- | :--- |
| 1 A | LR120601R050 | $0.05 \Omega 0.5 \mathrm{~W} 1 \%$ Resistor | IRC-T |
| 2 A | LR120601R025 | $0.025 \Omega 0.5 \mathrm{~W} 1 \%$ Resistor | IRC-T |
| 2.5 A | LR120601R020 | $0.02 \Omega 0.5 \mathrm{~W} 1 \%$ Resistor | IRC-T |
| 3.3 A | WSL2512R015F | $0.015 \Omega 1 \mathrm{~W} 1 \%$ Resistor | Vishay-Dale |
| 5 A | LR251201R010F | $0.01 \Omega 1.5 \mathrm{~W} 1 \%$ Resistor | IRC-T |
| 10 A | WSR2R005F | $0.005 \Omega 2 \mathrm{~W} \mathrm{1} \mathrm{\%} \mathrm{Resistor}$ | Vishay-Dale |

Table 3. N-Channel Selection Guide

| CURRENT LEVEL (A) | PART NUMBER | DESCRIPTION | MANUFACTURER |
| :---: | :---: | :---: | :---: |
| 0 to 2 | MMDF3N02HD | Dual N-Channel SO-8 $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}=0.1 \Omega, \mathrm{C}_{\mathrm{ISS}}=455 \mathrm{pF}$ | ON Semiconductor |
| 2 to 5 | MMSF5N02HD | Single N-Channel SO-8 $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}=0.025 \Omega, \mathrm{C}_{I S S}=1130 \mathrm{pF}$ | ON Semiconductor |
| 5 to 10 | MTB50N06V | Single N-Channel DD Pak $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}=0.028 \Omega, \mathrm{C}_{\text {ISS }}=1570 \mathrm{pF}$ | ON Semiconductor |
| 10 to 20 | MTB75N05HD | Single N-Channel DD Pak $\mathrm{R}_{\mathrm{DS}(O \mathrm{~N})}=0.0095 \Omega, \mathrm{C}_{\mathrm{ISS}}=2600 \mathrm{pF}$ | ON Semiconductor |

## LTC4210-1/LTC4210-2

pACKAGE DESCRIPTION
Please refer to http://www.linear.com/product/LTC4210-1\#packaging for the most recent package drawings.

## S6 Package

6-Lead Plastic TSOT-23
(Reference LTC DWG \# 05-08-1636)


S6 TSOT-23 0302

1. DIMENSIONS ARE IN MILLIMETERS
2. DRAWING NOT TO SCALE
3. DIMENSIONS ARE INCLUSIVE OF PLATING
4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
5. MOLD FLASH SHALL NOT EXCEED 0.254 mm
6. JEDEC PACKAGE REFERENCE IS MO-193

## REVISION HISTORY

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: | :---: |
| A | $09 / 16$ | Updated Order Information. <br> Updated graphs G04 through G09; added graph G26. | 2 |

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

## LTC4210-1/LTC4210-2

TYPICAL APPLICATION

## 12V Hot Swap Application



## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :--- | :--- | :--- |
| LTC1421 | Two Channel, Hot Swap Controller | Operates from 3V to 12V and Supports -12V |
| LTC1422 | Single Channel, Hot Swap Controller in S0-8 | Operates from 2.7V to 12V, Reset Output |
| LT1640AL/LT1640AH | Negative Voltage Hot Swap Controller in S0-8 | Operates from -10V to -80V |
| LTC1642 | Single Channel, Hot Swap Controller | Overvoltage Protection to 33V, Foldback Current Limiting |
| LTC1643AL/LTC1643AH | PCI Hot Swap Controller | $3.3 \mathrm{~V}, 5 \mathrm{~V}$, Internal FETs for $\pm 12 \mathrm{~V}$ |
| LTC1647 | Dual Channel, Hot Swap Controller | Operates from 2.7V to 16.5V, Separate ON pins for Sequencing |
| LTC4211 | Single Channel, Hot Swap Controller | 2.5 V to 16.5V, Multifunction Current Control |
| LTC4230 | Triple Channel, Hot Swap Controller | 1.7V to 16.5V, Multifunction Current Control |
| LTC4251 | -48V Hot Swap Controller in SOT-23 | Floating Supply, Three-Level Current Limiting |
| LTC4252 | -48V Hot Swap Controller in MSOP | Floating Supply, Power Good, Three-Level Current Limiting |
| LTC4253 | -48V Hot Swap Controller with Triple Supply Sequencing | Floating Supply, Three-Level Current Limiting |

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:<br>LTC4210-1IS6\#TR LTC4210-2IS6\#PBF LTC4210-1CS6 LTC4210-2IS6\#TRMPBF LTC4210-1IS6\#TRPBF<br>LTC4210-1IS6\#TRM LTC4210-1IS6 LTC4210-2CS6 LTC4210-2CS6\#TR LTC4210-2IS6\#TRPBF LTC4210-<br>1CS6\#PBF LTC4210-1CS6\#TRMPBF LTC4210-2CS6\#PBF LTC4210-1CS6\#TR LTC4210-2CS6\#TRMPBF<br>LTC4210-1IS6\#PBF LTC4210-2CS6\#TRPBF LTC4210-2IS6 LTC4210-1CS6\#TRM LTC4210-2IS6\#TR LTC4210-<br>1IS6\#TRMPBF LTC4210-1CS6\#TRPBF LTC4210-2IS6\#TRM LTC4210-2CS6\#TRM

