







CD54HC165, CD74HC165, CD54HCT165, CD74HCT165 SCHS156D – FEBRUARY 1998 – REVISED NOVEMBER 2021

CDx4HC165, CDx4HCT165 High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register

# **1** Features


- Buffered inputs
- Asynchronous parallel load
- Complementary outputs
- Fanout (over temperature range)
  - Standard outputs: 10 LSTTL Loads
  - Bus driver outputs: 15 LSTTL Loads
- Wide operating temperature range: -55°C to 125°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL Logic ICs
- HC Types
  - 2 V to 6 V Operation
  - High Noise Immunity: N<sub>IL</sub> = 30%, N<sub>IH</sub> = 30% of V<sub>CC</sub> at V<sub>CC</sub> = 5V
- HCT Types
  - 4.5 V to 5.5 V Operation
  - Direct LSTTL Input Logic Compatibility,
  - V<sub>IL</sub> = 0.8 V (Max), V<sub>IH</sub> = 2 V (Min)
  - CMOS Input Compatibility, I<sub>I</sub>  $\leq$  1 µA at V<sub>OL</sub>, V<sub>OH</sub>

# **2** Description

The 'HC165 and 'HCT165 are 8-bit parallel or serialin shift registers with complementary serial outputs  $(Q_H \text{ and } \overline{Q}_H)$  available from the last stage. When the parallel load (SH/LD) input is LOW, parallel data from the A to H inputs are loaded into the register asynchronously. When the SH/LD is HIGH, data enters the register serially at the SER input and shifts one place to the right (A $\rightarrow$ B $\rightarrow$ C, etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by connecting the Q<sub>H</sub> output to the SER input of the succeeding device.

Device Information										
PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)								
CD54HC165F3A	CDIP (16)	24.38 mm × 6.92 mm								
CD74HC165M	SOIC (16)	9.90 mm × 3.90 mm								
CD74HC165E	PDIP (16)	19.31 mm × 6.35 mm								
CD54HCT165F3A	CDIP (16)	24.38 mm × 6.92 mm								
CD74HCT165M	SOIC (16)	9.90 mm × 3.90 mm								
CD74HCT165E	PDIP (16)	19.31 mm × 6.35 mm								

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Functional Diagram** 



# **Table of Contents**

1 Features 2 Description	1
4 Pin Configuration and Functions	
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 Reccomended Operating Conditions	4
5.3 Thermal Information	4
5.4 Electrical Characteristics	<mark>5</mark>
5.5 Prerequisite for Switching Characteristics	6
5.6 Switching Characteristics	7
6 Parameter Measurement Information	8
7 Detailed Description	10
7.1 Overview	

7.2 Functional Block Diagram	. 10
7.3 Device Functional Modes	.10
8 Power Supply Recommendations	
9 Layout	. 11
9.1 Layout Guidelines	. 11
10 Device and Documentation Support	.12
10.1 Receiving Notification of Documentation Updates.	.12
10.2 Support Resources	. 12
10.3 Trademarks	.12
10.4 Electrostatic Discharge Caution	.12
10.5 Glossary	.12
11 Mechanical, Packaging, and Orderable	
Information	. 12

# **3 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	Changes from Revision C (October 2003) to Revision D (November 2021)       Pa         Updated the numbering, formatting, tables, figures, and cross-references throughout the document to reflect modern data sheet standards.       Updated pin names to match current TI naming conventions. PL is now SH/LD, CP is now CLK, D4 is now D5 is now F, D6 is now G, D7 is now H, Q 7 is now Q H, Q7 is now QH, DS is now SER, D0 is now A, D1 is now B, D2 is now C, D3 is now D, CE is now CLK INH.	
•		
•	D5 is now F, D6 is now G, D7 is now H, Q 7 is now Q H, Q7 is now QH, DS is now SER, D0 is now A, D1	is



# **4** Pin Configuration and Functions

SH/LD	10	16	Ucc
	2	15	CLK INH
E 🗖	3	14	⊐⊐ D
F	4	13	□□c
G 🗖	5	12	💷 в
Н	6	11	—— A
	7	10	SER
GND 🗖	8	9	D Q <sub>H</sub>

J, N, or D package 16-Pin CDIP, PDIP, SOIC Top View



# **5** Specifications

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
I <sub>IK</sub>	Input diode current	For V <sub>I</sub> < -0.5 V or V <sub>I</sub> > V <sub>CC</sub> + 0.5 V		±20	mA
Ι <sub>ΟΚ</sub>	Output diode current	For V <sub>O</sub> < -0.5 V or V <sub>O</sub> > V <sub>CC</sub> + 0.5 V		±20	mA
10	Drain current per output	For $V_{O}$ < -0.5 V $V_{O}$ > $V_{CC}$ + 0.5 V		±25	mA
lo	Output source or sink current per output pin	For V <sub>O</sub> > -0.5 V or V <sub>O</sub> < V <sub>CC</sub> + 0.5 V		±25	mA
	Continuous current through $V_{CC}$ or GND		±50	mA	
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C
	Lead temperature (Soldering 10s) (SOIC- Lead	l tips only)		300	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **5.2 Reccomended Operating Conditions**

			MIN	MAX	UNIT
V	Supply voltage range	HC Types	2	6	V
V <sub>CC</sub>		HCT Types	4.5	5.5	v
V <sub>I</sub> , V <sub>O</sub>	Input or output voltage		0	V <sub>CC</sub>	V
		2 V		1000	
t <sub>t</sub>	Input rise and fall time	4.5 V		500	ns
	6 V	6 V		400	
T <sub>A</sub>	Temperature range		-55	125	°C

#### **5.3 Thermal Information**

		CD74HC165,		
		D (SOIC)	N (PDIP)	
THERMAL METRI	c	16 PINS	16 PINS	UNIT
R <sub>0JA</sub>	Junction-to-ambient thermal resistance <sup>(1)</sup>	73	67	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



#### **5.4 Electrical Characteristics**

PARAMETER		TEST	Vcc		25℃		-40°C to	85°C	-55°C to '	125°C	UNIT
		CONDITIONS <sup>(2)</sup>	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
НС ТҮР	ES	·									
			2	1.5			1.5		1.5		V
VIH	High level input voltage		4.5	3.15			3.15		3.15		V
	. en age		6	4.2			4.2		4.2		V
			2			0.5		0.5		0.5	V
V <sub>IL</sub> Low level input voltage			4.5			1.35		1.35		1.35	V
	. en age		6			1.8		1.8		1.8	V
	High level output	I <sub>OH</sub> = – 20 μA	2	1.9			1.9		1.9		V
	voltage	I <sub>OH</sub> = – 20 μA	4.5	4.4			4.4		4.4		V
V <sub>ОН</sub>	Volkago	I <sub>OH</sub> = – 20 μA	6	5.9			5.9		5.9		V
	High level output	I <sub>OH</sub> = – 4 mA	4.5	3.98			3.84		3.7		V
	voltage	I <sub>OH</sub> = – 5.2 mA	6	5.48			5.34		5.2		V
		I <sub>OL</sub> = 20 μA	2			0.1		0.1		0.1	V
	Low level output voltage	I <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1	V
V <sub>OL</sub>		I <sub>OL</sub> = 20 μA	6			0.1		0.1		0.1	V
	Low level output voltage	I <sub>OL</sub> = 4 mA	4.5			0.26		0.33		0.4	V
		I <sub>OL</sub> = 5.2 mA	6			0.26		0.33		0.4	V
l	Input leakage current	$V_{I} = V_{CC}$ or GND	6			±0.1		±1		±1	μA
lcc	Supply current	$V_{I} = V_{CC}$ or GND	6			8		80		160	μA
нст тү	PES							I			
V <sub>IH</sub>	High level input voltage		4.5 to 5.5	2			2		2		V
V <sub>IL</sub>	Low level input voltage		4.5 to 5.5			0.8		0.8		0.8	V
. ,	High level output voltage	I <sub>OH</sub> = – 20 μA	4.5	4.4			4.4		4.4		V
V <sub>OH</sub>	High level output voltage	I <sub>OH</sub> = – 4 mA	4.5	3.98			3.84		3.7		V
	Low level output voltage	I <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1	V
V <sub>OL</sub>	Low level output voltage	I <sub>OL</sub> = 4 mA	4.5			0.26		0.33		0.4	V
I	Input leakage current	$V_{I} = V_{CC}$ or GND	5.5			±0.1		±1		±1	μA
сс	Supply current	$V_{I} = V_{CC}$ or GND	5.5			8		80		160	μA
Additional		SER, A to H inputs held at V <sub>CC</sub> – 2.1	4.5 to 5.5		100	126		157.5		171.5	μA
∆I <sub>CC</sub> <sup>(1)</sup>	current per input pin	CLK and SH/ $\overline{LD}$ inputs held at V <sub>CC</sub> - 2.1	4.5 to 5.5		100	234		292.5		318.5	μА

(1) For dual-supply systems theoretical worst case (V<sub>I</sub> = 2.4 V, V<sub>CC</sub> = 5.5 V) specification is 1.8 mA. (2)  $V_I = V_{IH}$  or  $V_{IL}$ .



#### 5.5 Prerequisite for Switching Characteristics

	PARAMETER	V <sub>cc</sub> (V)	25°C		-40°C to 8	85°C	-55°C to 1	25°C	UNIT
	PARAMETER		MIN	MAX	MIN	MAX	MIN	MAX	UNII
		2	80		100		120		
t <sub>WL</sub> , t <sub>WH</sub>	CLK Pulse Width	4.5	16		20		24		ns
		6	14		17		20		
		2	80		100		120		
WL	SH/LD Pulse Width	4.5	16		20		24		ns
		6	14		17		20		
		2	80		100		120		
SU	Set-up Time SER to CLK	4.5	16		20		24		ns
	OEI (10 OEI (	6	14		17		20		
		2	80		100		120		
SU(L)	CLK INH to CLK	4.5	16		20		24		ns
		6	14		17		20		
		2	80		100		120		
t <sub>su</sub>	A-H to SH/LD	4.5	16		20		24		ns
		6	14		17		20		
	Hold Time	2	35		45		55		
н	SER to CLK or CLK	4.5	7		9		11		ns
	INH	6	6		8		9		
		2	0		0		0		
н	CLK INH to CLK	4.5	0		0		0		ns
		6	0		0		0		
		2	100		125		150		
REC	Recovery Time SH/LD to CLK	4.5	20		25		30		ns
		6	17		21		26		
		2	6		5		4		
мах	Maximum Clock Pulse	4.5	30		24		20		MHz
	Frequency	6	35		28		24		
HCT TYPES				I					
t <sub>WL</sub> , t <sub>WH</sub>	CLK Pulse Width	4.5	18		23		27		ns
twL	SH/LD Pulse Width	4.5	20		25		30		ns
t <sub>su</sub>	Set-up Time SER to CLK	4.5	20		25		30		ns
SU(L)	CLK INH to CLK	4.5	20		25		30		ns
ŝu	A-H to SH/LD	6	20		25		30		ns
н	Hold Time SER to CLK or CLK INH	4.5	7		9		11		ns
t <sub>S</sub> , t <sub>H</sub>	CLK INH to CLK	4.5	0		0		0		ns
REC	Recovery Time SH/LD to CLK	4.5	20		25		30		ns
f <sub>MAX</sub>	Maximum Clock Pulse Frequency	4.5	27		22		18		MHz



#### 5.6 Switching Characteristics

Input  $t_r$ ,  $t_f$  = 6 ns. Unless otherwise specified,  $C_L$  = 50pF

	PARAMETER	V <sub>cc</sub> (V)	25°C		-40℃ to 85℃	-55℃ to 125℃	UNIT
			ТҮР	MAX	MAX	MAX	
HC TYPES							
		2		165	205	250	ns
	CLK or CLK INH to $Q_H$ or $\overline{Q}_H$	4.5	13 <sup>(3)</sup>	33	41	50	ns
		6		28	35	43	ns
		2		175	220	265	ns
t <sub>pd</sub>	SH/ $\overline{\text{LD}}$ to $Q_H$ or $\overline{Q}_H$	4.5	14 <sup>(3)</sup>	35	44	53	ns
		6		30	37	45	ns
		2		150	190	225	ns
	H to $Q_H$ or $\overline{Q}_H$	4.5	12 <sup>(3)</sup>	30	38	45	ns
		6		26	33	38	ns
tt	Output Transition Times	2		75	95	110	ns
		4.5		15	19	22	ns
		6		13	16	19	ns
C <sub>IN</sub>	Input Capacitance			10	10	10	pF
C <sub>PD</sub>	Power Dissipation Capacitance <sup>(1) (2)</sup>	5	17				pF
HCT TYPES	I	11					
	CLK or CLK INH to $Q_H$ or $\overline{Q}_H$	4.5	17 <sup>(3)</sup>	40	50	60	ns
t <sub>pd</sub>	SH/ $\overline{\text{LD}}$ to $Q_H$ or $\overline{Q}_H$	4.5	17 <sup>(3)</sup>	40	50	60	ns
	H to $Q_H$ or $\overline{Q}_H$	4.5	14 <sup>(3)</sup>	35	44	53	ns
t <sub>t</sub>	Output Transition Times	4.5		15	19	22	ns
C <sub>IN</sub>	Input Capacitance			10	10	10	pF
C <sub>PD</sub>	Power Dissipation Capacitance <sup>(1)</sup> <sup>(2)</sup>	5	24				pF

(1)

 $C_{PD}$  is used to determine the dynamic power consumption, per package.  $P_D = V_{CC} {}^2 f_i + \Sigma (C_L V_{CC} {}^2 + f_0)$  where  $f_i$  = Input Frequency,  $f_0$  = Output Frequency,  $C_L$  = Output Load Capacitance,  $V_{CC}$  = Supply (2) Voltage.

 $C_L = 15 \text{ pF}$  and  $V_{CC} = 5 \text{ V}$ . (3)



 $V_{CC}$ 


V<sub>OH</sub>

#### **6** Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>t</sub> < 6 ns.

For clock inputs,  $f_{max}$  is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C<sub>L</sub> includes probe and test-fixture capacitance.






Figure 6-2. Voltage Waveforms, Standard CMOS Inputs Pulse Duration





Figure 6-3. Voltage Waveforms, Standard CMOS Inputs Setup and Hold Times

90%

10% ⊢ t<sup>(†</sup>

909

Input









Figure 6-5. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Input Devices











Figure 6-7. Voltage Waveforms, TTL-Compatible CMOS Inputs Setup and Hold Times



(1) The greater between  $t_{\mathsf{PLH}}$  and  $t_{\mathsf{PHL}}$  is the same as  $t_{\mathsf{pd}}.$ 

Figure 6-8. Voltage Waveforms, TTL-Compatible CMOS Inputs Propagation Delays




# 7 Detailed Description

## 7.1 Overview

The 'HC165 and 'HCT165 are 8-bit parallel or serial-in shift registers with complementary serial outputs ( $Q_H$  and  $\overline{Q}_H$ ) available from the last stage. When the parallel load (SH/LD) input is LOW, parallel data from the A to H inputs are loaded into the register asynchronously. When the SH/LD is HIGH, data enters the register serially at the SER input and shifts one place to the right (A $\rightarrow$ B $\rightarrow$ C, etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by connecting the  $Q_H$  output to the SER input of the succeeding device.

For predictable operation the LOW-to-HIGH transition of CLK INH should only take place while CLK is HIGH. Also, CLK and CLK INH should be LOW before the LOW-to-HIGH transition of SH/LD to prevent shifting the data when SH/LD goes HIGH.

#### 7.2 Functional Block Diagram



#### 7.3 Device Functional Modes

#### Table 7-1. Truth Table<sup>(1)</sup>

OPERATING MODE			INPUTS		QnRE	GISTER	OUTPUTS		
OPERATING MODE	SHLD	CLK INH	CLK	SER	A - H	Q <sub>A</sub>	Q <sub>B</sub> - Q <sub>G</sub>	Q <sub>H</sub>	Q <sub>H</sub>
Parallel Load	L	Х	Х	Х	L	L	L-L	L	Н
	L	Х	Х	Х	Н	Н	H-H	Н	L
Serial Shift	Н	L	↑	I	Х	L	q <sub>A</sub> - q <sub>F</sub>	q <sub>G</sub>	q G
	Н	L	¢	h	Х	Н	q <sub>A</sub> - q <sub>F</sub>	q <sub>G</sub>	q G
Hold (Do Nothing)	н	Н	Х	Х	Х	q <sub>A</sub>	q <sub>B</sub> - q <sub>G</sub>	q <sub>H</sub>	q H

(1) H = High voltage level.

h = High voltage level one set-up time prior to the low-to-high clock transition.

I = Low voltage level one set-up time prior to the low-to-high clock transition.

L = Low voltage level.

- X = Don't care.
- $\uparrow$  = Transition from low to high level.

 $q_n$  = Lower case letters indicate the state of the reference output clock transition.



## 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

#### 9 Layout

#### 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.



# **10 Device and Documentation Support**

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### **10.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

#### **10.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8685501EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8685501EA CD54HCT165F3A	Samples
CD54HC165F3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8409501EA CD54HC165F3A	Samples
CD54HCT165F3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8685501EA CD54HCT165F3A	Samples
CD74HC165E	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC165E	Samples
CD74HC165M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-55 to 125	HC165M	Samples
CD74HCT165E	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT165E	Samples
CD74HCT165M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-55 to 125	HCT165M	Samples
CD74HCT165M96G4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT165M	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### www.ti.com

# PACKAGE OPTION ADDENDUM

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54HC165, CD54HC165, CD74HC165, CD74HC165;

• Catalog : CD74HC165, CD74HCT165

• Military : CD54HC165, CD54HCT165

#### NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications




Texas


STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC165M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC165M96	SOIC	D	16	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1
CD74HC165M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT165M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT165M96	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT165M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT165M96	SOIC	D	16	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1
CD74HCT165M96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jun-2023




Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC165M96	SOIC	D	16	2500	356.0	356.0	35.0
CD74HC165M96	SOIC	D	16	2500	366.0	364.0	50.0
CD74HC165M96	SOIC	D	16	2500	356.0	356.0	35.0
CD74HCT165M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HCT165M96	SOIC	D	16	2500	364.0	364.0	27.0
CD74HCT165M96	SOIC	D	16	2500	356.0	356.0	35.0
CD74HCT165M96	SOIC	D	16	2500	366.0	364.0	50.0
CD74HCT165M96G4	SOIC	D	16	2500	340.5	336.1	32.0

# TEXAS INSTRUMENTS

www.ti.com

14-Jun-2023

# TUBE



# - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD74HC165E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC165E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT165E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT165E	N	PDIP	16	25	506	13.97	11230	4.32

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated