

Sample &

🖥 Buy



CC2541-Q1 SWRS128 – JUNE 2014

CC2541-Q1 SimpleLink[™] Bluetooth[®] Low Energy Wireless MCU for Automotive

Technical

Documents

1 Device Overview

1.1 Features

- RF
 - 2.4-GHz Bluetooth Low Energy Compliant and Proprietary RF Wireless MCU
 - Supports Data Rates of 250 kbps, 500 kbps, 1 Mbps, and 2 Mbps
 - Excellent Link Budget, Enabling Long-Range Applications Without External Front End
 - Programmable Output Power up to 0 dBm
 - Excellent Receiver Sensitivity (–94 dBm at 1 Mbps), Selectivity, and Blocking Performance
 - Suitable for Systems Targeting Compliance With Worldwide Radio Frequency Regulations: ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan)
- Layout
 - Few External Components
 - 6 mm × 6 mm QFN-40 Package
- Low Power
 - Active-Mode RX Down to: 18.3 mA
 - Active-Mode TX (0 dBm): 18.6 mA
 - Power Mode 1 (4-μs Wake-Up): 270 μA
 - Power Mode 2 (Sleep Timer On): 1 μA
 - Power Mode 3 (External Interrupts): 0.5 μA
 - Wide Supply-Voltage Range (2 V to 3.6 V)
- Microcontroller
 - High-Performance and Low-Power 8051 Microcontroller Core With Code Prefetch
 - 256KB In-System Programmable Flash
 - 8KB of RAM With Retention in All Power Modes
 - Hardware Debug Support
 - Extensive Baseband Automation, Including Auto-Acknowledgment and Address Decoding
 - Retention of All Relevant Registers in All Power Modes
- Peripherals
 - Powerful Five-Channel DMA
 - IR Generation Circuitry
 - General-Purpose Timers (One 16-Bit, Two 8-Bit)
 - 32-kHz Sleep Timer With Capture

- Accurate Digital RSSI Support
- Battery Monitor and Temperature Sensor
- 12-Bit ADC With Eight Channels and Configurable Resolution
- AES Security Coprocessor
- Two Powerful USARTs With Support for Several Serial Protocols

Support &

Community

<u>. a</u>

- 23 General-Purpose I/O Pins
 - $(21 \times 4 \text{ mA}, 2 \times 20 \text{ mA})$
- I²C interface
- 2 I/O Pins Have LED Driving Capabilities
- Watchdog Timer

Tools &

Software

- Integrated High-Performance Comparator
- Development Tools
 - CC2541 Evaluation Module
 - SmartRF™ Software
 - IAR Embedded Workbench[™] Available
- Bluetooth v4.0 Compliant Protocol Stack for Single-Mode BLE Solution
 - Complete Power-Optimized Stack, Including Controller and Host
 - GAP Central, Peripheral, Observer, or Broadcaster (Including Combination Roles)
 - ATT / GATT Client and Server
 - SMP AES-128 Encryption and Decryption
 - L2CAP
 - Sample Applications and Profiles
 - Generic Applications for GAP Central and Peripheral Roles
 - Proximity, Accelerometer, Simple Keys, and Battery GATT Services
 - More Applications Supported in <u>BLE</u> Software Stack
 - Multiple Configuration Options
 - Single-Chip Configuration, Allowing Applications to Run on CC2541-Q1
 - Network Processor Interface for Applications Running on an External Microcontroller
 - BTool–Windows PC Application for Evaluation, Development, and Test
 - Over the Air Update Capable





1.2 Applications

- 2.4-GHz *Bluetooth* Low-Energy Systems
- Proprietary 2.4-GHz Systems
- Keyless Entry (Passive and Remote)
- Tire Pressure Monitoring
- Proximity Sensing
- Interface and Control

1.3 Description

Diagnostics and Maintenance

- Cable Replacement
- Sensor Nodes
- Infotainment and Media
- Smart Phone Connectivity
- Beacons

The CC2541-Q1 is a power-optimized true Wireless MCU solution for both *Bluetooth* low energy and proprietary 2.4-GHz applications. This device enables the building of robust nework nodes with low total bill-of-material costs. The CC2541-Q1 combines the excellent performance of a leading RF transceiver with an industry-standard enhanced 8051 MCU, in-system programmable flash memory, 8KB of RAM, and many other powerful supporting features and peripherals. The CC2541-Q1 is highly suited for systems in which ultralow power consumption is required, which is specified by various operating modes. Short transition times between operating modes further enable low power consumption.

The CC2541-Q1 comes in a 6 mm x 6 mm QFN40 package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE
CC2541F256TRHARQ1	RHA (40)	6.00 mm × 6.00 mm
CC2541F256TRHATQ1	RHA (40)	6.00 mm × 6.00 mm

(1) For more information, see Section 8, Mechanical Packaging and Orderable Information.

V INSTRUMENTS

Texas

1.4 Functional Block Diagram

Figure 1-1 shows the CC2541-Q1 block diagram.




Figure 1-1. Block Diagram



Table of Contents

1	Devi	ce Overview	1
	1.1	Features	<u>1</u>
	1.2	Applications	<u>2</u>
	1.3	Description	
	1.4	Functional Block Diagram	
2	Revi	sion History	
3	Term	ninal Configuration and Functions	
	3.1	Pin Diagram	
	3.2	Pin Descriptions	
4	Spec	cifications	
	4.1	Absolute Maximum Ratings	
	4.2	Handling Ratings	
	4.3	Recommended Operating Conditions	
	4.4	Thermal Characteristics for RHA Package	
	4.5	Electrical Characteristics	
	4.6	General Characteristics	
	4.7	RF Receive Section	
	4.8	RF Transmit Section	11
	4.9	32-MHz Crystal Oscillator	11
	4.10	32.768-kHz Crystal Oscillator	12
	4.11	32-kHz RC Oscillator	
	4.12		12
	4.13		13
	4.14		13

4.15	Analog Temperature Sensor	<u>13</u>
4.16	Comparator Characteristics	<u>13</u>
4.17	ADC Characteristics	14
4.18	DC Characteristics	15
4.19	Control Input AC Characteristics	15
4.20	SPI AC Characteristics	16
4.21	Debug Interface AC Characteristics	17
4.22	Timer Inputs AC Characteristics	<u>18</u>
4.23	Typical Characteristics	19
Deta	iled Description	<u>21</u>
5.1	Functional Block Diagram	
5.2	Block Descriptions	<u>21</u>
Appl	ication Information	
6.1	Input/Output Matching	24
6.2	Crystal	25
6.3	On-Chip 1.8-V Voltage Regulator Decoupling	
6.4	Power-Supply Decoupling and Filtering	25
Devi	ce and Documentation Support	26
7.1	Documentation Support	26
7.2	Trademarks	27
7.3	Electrostatic Discharge Caution	27
7.4	Glossary	27
		27
	4.17 4.18 4.19 4.20 4.21 4.22 4.23 Deta 5.1 5.2 Appl 6.1 6.2 6.3 6.4 Devi 7.1 7.2 7.3 7.4 Mecl	 4.16 Comparator Characteristics 4.17 ADC Characteristics 4.18 DC Characteristics 4.19 Control Input AC Characteristics 4.20 SPI AC Characteristics 4.21 Debug Interface AC Characteristics 4.22 Timer Inputs AC Characteristics 4.23 Typical Characteristics 4.23 Typical Characteristics Detailed Description 5.1 Functional Block Diagram 5.2 Block Descriptions Application Information 6.1 Input/Output Matching 6.2 Crystal 6.3 On-Chip 1.8-V Voltage Regulator Decoupling 6.4 Power-Supply Decoupling and Filtering Device and Documentation Support 7.1 Documentation Support 7.2 Trademarks 7.3 Electrostatic Discharge Caution



2 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
June 2014	*	Initial release.

3 Terminal Configuration and Functions

The CC2541-Q1 pinout is shown in Figure 3-1 and a short description of the pins follows.

3.1 Pin Diagram



NOTE: The exposed ground pad must be connected to a solid ground plane, as this is the ground connection for the chip.

Figure 3-1. RHA PACKAGE (TOP VIEW)



3.2 Pin Descriptions

Table	3-1.	Pin	Descriptions
	• • •		

PINS			DESCRIPTION		
NAME	NO.	ТҮРЕ	DESCRIPTION		
AVDD1	28	Power (analog)	2-V-3.6-V analog power-supply connection		
AVDD2	27	Power (analog)	2-V-3.6-V analog power-supply connection		
AVDD3	24	Power (analog)	2-V-3.6-V analog power-supply connection		
AVDD4	29	Power (analog)	2-V-3.6-V analog power-supply connection		
AVDD5	21	Power (analog)	2-V-3.6-V analog power-supply connection		
AVDD6	31	Power (analog)	2-V-3.6-V analog power-supply connection		
DCOUPL	40	Power (digital)	1.8-V digital power-supply decoupling. Do not use for supplying external circuits.		
DVDD1	39	Power (digital)	2-V-3.6-V digital power-supply connection		
DVDD2	10	Power (digital)	2-V-3.6-V digital power-supply connection		
GND	1	Ground pin	Connect to GND		
GND	_	Ground	The ground pad must be connected to a solid ground plane.		
GND	4	Ground pin	Connect to GND		
P0_0	19	Digital I/O	Port 0.0		
P0_1	18	Digital I/O	Port 0.1		
P0_2	17	Digital I/O	Port 0.2		
P0_3	16	Digital I/O	Port 0.3		
P0_4	15	Digital I/O	Port 0.4		
P0_5	14	Digital I/O	Port 0.5		
P0_6	13	Digital I/O	Port 0.6		
P0_7	12	Digital I/O	Port 0.7		
P1_0	11	Digital I/O	Port 1.0 – 20-mA drive capability		
P1_1	9	Digital I/O	Port 1.1 – 20-mA drive capability		
P1_2	8	Digital I/O	Port 1.2		
P1_3	7	Digital I/O	Port 1.3		
P1_4	6	Digital I/O	Port 1.4		
P1_5	5	Digital I/O	Port 1.5		
P1_6	38	Digital I/O	Port 1.6		
P1_7	37	Digital I/O	Port 1.7		
P2_0	36	Digital I/O	Port 2.0		
P2_1/DD	35	Digital I/O	Port 2.1 / debug data		
P2_2/DC	34	Digital I/O	Port 2.2 / debug clock		
P2_3/ OSC32K_Q2	33	Digital I/O, Analog I/O	Port 2.3/32.768 kHz XOSC		
P2_4/ OSC32K_Q1	32	Digital I/O, Analog I/O	Port 2.4/32.768 kHz XOSC		
RBIAS	30	Analog I/O	External precision bias resistor for reference current		
RESET_N	20	Digital input	Reset, active-low		
RF_N	26	RF I/O	Negative RF input signal to LNA during RX Negative RF output signal from PA during TX		
RF_P	25	RF I/O	Positive RF input signal to LNA during RX Positive RF output signal from PA during TX		
SCL	2	I ² C clock or digital I/O	Can be used as I ² C clock pin or digital I/O. Leave floating if not used. If grounded disable pull up		
SDA	3	I ² C clock or digital I/O	Can be used as I ² C data pin or digital I/O. Leave floating if not used. If grounded disable pull up		
XOSC_Q1	22	Analog I/O	32-MHz crystal oscillator pin 1 or external clock input		
XOSC_Q2	23	Analog I/O	32-MHz crystal oscillator pin 2		



4 Specifications

4.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage	All supply pins must have the same voltage	-0.3	3.9	V
Voltage on any digital pin		-0.3	$VDD+0.3 \leq 3.9$	V
Input RF level			10	dBm

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

4.2 Handling Ratings

				MIN	MAX	UNIT
T _{stg}	Storage temperature range			-40	125	°C
		All pins	-1	1		
V _{ESD}	Electrostatic discharge (ESD) performance:	Human Body Model (HBM), per AEC Q100-002 ⁽¹⁾	All pins (Excluding pins 25 and 26)	-2	2	kV
	Charged Device Model (CDM), per AE		EC Q100-011	-500	500	V

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Operating ambient temperature range, T _A	-40	105	°C
Operating supply voltage	2	3.6	V

4.4 Thermal Characteristics for RHA Package

NAME	DESCRIPTION	°C/W	AIR FLOW (m/s) ⁽¹⁾
RΘ _{JC}	Junction-to-case (top)	16.1	0.00
$R\Theta_{JB}$	Junction-to-board	5.5	0.00
$R\Theta_{JA}$	Junction-to-free air	30.6	0.00
Psi _{JT}	Junction-to-package top	0.2	0.00
Psi _{JB}	Junction-to-board	5.4	0.00
$R\theta_{JC}$	Junction-to-case (bottom)	1.0	0.00

(1) m/s = meters per second

www.ti.com

4.5 Electrical Characteristics

Measured on Texas Instruments CC2541-Q1 EM reference design with $T_A = 25^{\circ}C$ and VDD = 3 V, 1 Mbps, GFSK, 250-kHz deviation, *Bluetooth* low energy mode, and 0.1% BER

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
		RX mode, standard mode, no peripherals active, low MCU activity		18.3				
		RX mode, high-gain mode, no peripherals active, low MCU activity		20.8				
		TX mode, –20 dBm output power, no peripherals active, low MCU activity		17.2		mA		
		TX mode, 0 dBm output power, no peripherals active, low MCU activity		18.6				
I _{core}	Core current consumption	Power mode 1. Digital regulator on; 16-MHz RCOSC and 32- MHz crystal oscillator off; 32.768-kHz XOSC, POR, BOD and sleep timer active; RAM and register retention		270				
		Power mode 2. Digital regulator off; 16-MHz RCOSC and 32- MHz crystal oscillator off; 32.768-kHz XOSC, POR, and sleep timer active; RAM and register retention		1		μA		
		Power mode 3. Digital regulator off; no clocks; POR active; RAM and register retention		0.5				
		Low MCU activity: 32-MHz XOSC running. No radio or peripherals. Limited flash access, no RAM access.		6.7		mA		
		Timer 1. Timer running, 32-MHz XOSC used		90				
		Timer 2. Timer running, 32-MHz XOSC used		90				
I _{peri}	Peripheral current consumption	Timer 3. Timer running, 32-MHz XOSC used		60		μA		
	(Adds to core current I _{core} for each peripheral unit activated)	Timer 4. Timer running, 32-MHz XOSC used		70				
	,	Sleep timer, including 32.753-kHz RCOSC		0.6				
		ADC, when converting		1.2		mA		

4.6 General Characteristics

Measured on Texas Instruments CC2541-Q1 EM reference design with $T_{\rm A}$ = 25°C and VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
WAKE-UP AND TIMING					
Power mode $1 \rightarrow \text{Active}$	Digital regulator on, 16-MHz RCOSC and 32-MHz crystal oscillator off. Start-up of 16-MHz RCOSC		4		μs
Power mode 2 or $3 \rightarrow \text{Active}$	Digital regulator off, 16-MHz RCOSC and 32-MHz crystal oscillator off. Start-up of regulator and 16-MHz RCOSC		120		μs
Active \rightarrow TX or RX	Crystal ESR = 16 Ω . Initially running on 16-MHz RCOSC, with 32-MHz XOSC OFF		500		μs
	With 32-MHz XOSC initially on		180		μs
RX/TX turnaround	Proprietary auto mode		130		
	BLE mode		150		μs
RADIO PART					
RF frequency range	Programmable in 1-MHz steps	2379		2496	MHz
Data rate and modulation format	2 Mbps, GFSK, 500-kHz deviation 2 Mbps, GFSK, 320-kHz deviation 1 Mbps, GFSK, 250-kHz deviation 1 Mbps, GFSK, 160-kHz deviation 500 kbps, MSK 250 kbps, GFSK, 160-kHz deviation 250 kbps, MSK				

4.7 RF Receive Section

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
1 Mbps, GFSK, 250-kHz De	viation, Bluetooth low energy Mode, 0.1% BER			
Receiver sensitivity ⁽¹⁾⁽²⁾	High-gain mode	-94		dBm
Receiver sensitivity	Standard mode	-88		UDIII
Saturation ⁽²⁾	BER < 0.1%	5		dBm
Co-channel rejection ⁽²⁾	Wanted signal –67 dBm	-6		dB
	±1 MHz offset, 0.1% BER, wanted signal –67 dBm	-2		
In-band blocking rejection ⁽²⁾	±2 MHz offset, 0.1% BER, wanted signal –67 dBm	26		dB
In-band blocking rejection -/	±3 MHz offset, 0.1% BER, wanted signal –67 dBm	34		uБ
	>6 MHz offset, 0.1% BER, wanted signal –67 dBm	33		
	Minimum interferer level < 2 GHz (Wanted signal –67 dBm)	-21		
Out-of-band blocking rejection ⁽²⁾	Minimum interferer level [2 GHz, 3 GHz] (Wanted signal –67 dBm)	-27		dBm
rejection	Minimum interferer level > 3 GHz (Wanted signal –67 dBm)	-8		
Intermodulation ⁽²⁾	Minimum interferer level	-36		dBm
Frequency error tolerance ⁽³⁾	Including both initial tolerance and drift. Sensitivity better than -67dBm, 250 byte payload. BER 0.1%	-250	250	kHz
Symbol rate error tolerance ⁽⁴⁾	Maximum packet length. Sensitivity better than –67 dBm, 250 byte payload. BER 0.1%	-80	80	ppm
ALL RATES/FORMATS				
Spurious emission in RX. Conducted measurement	f < 1 GHz	-67		dBm
Spurious emission in RX. Conducted measurement	f > 1 GHz	-57		dBm

Measured on Texas Instruments CC2541-Q1 EM reference design with $T_A = 25^{\circ}$ C, VDD = 3 V, $f_c = 2440$ MHz

(1) The receiver sensitivity setting is programmable using a TI BLE stack vendor-specific API command. The default value is standard mode.

(2) Results based on standard-gain mode.

(3) Difference between center frequency of the received RF signal and local oscillator frequency

(4) Difference between incoming symbol rate and the internally generated symbol rate

www.ti.com

4.8 **RF Transmit Section**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Delivered to a single-ended 50- Ω load through a balun using maximum recommended output power setting		0		dBm
Output power	Delivered to a single-ended 50- Ω load through a balun using minimum recommended output power setting		-20		UDITI
Programmable output power range	Delivered to a single-ended 50- Ω load through a balun using minimum recommended output power setting		20		dB
	f < 1 GHz		-52		dBm
Spurious emission conducted	f > 1 GHz		-48		dBm
measurement	Suitable for systems targeting compliance with worldwide radio-frequer EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB ST			I EN 30	0 328 and
Optimum load impedance	Differential impedance as seen from the RF port (RF_P and RF_N) toward the antenna	7	′0 +j30		Ω

Measured on Texas Instruments CC2541-Q1 EM reference design with $T_A = 25^{\circ}$ C, VDD = 3 V and $f_c = 2440$ MHz

Designs with antenna connectors that require conducted ETSI compliance at 64 MHz should insert an LC resonator in front of the antenna connector. Use a 1.6-nH inductor in parallel with a 1.8-pF capacitor. Connect both from the signal trace to a good RF ground.

4.9 32-MHz Crystal Oscillator

Measured on Texas Instruments CC2541-Q1 EM reference design with $T_A = 25^{\circ}C$ and VDD = 3 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Crystal frequency			32		MHz
	Crystal frequency accuracy requirement ⁽¹⁾		-40		40	ppm
ESR	Equivalent series resistance		6		60	Ω
C ₀	Crystal shunt capacitance		1		7	pF
CL	Crystal load capacitance		10		16	pF
	Start-up time			0.25		ms
	Power-down guard time	The crystal oscillator must be in power down for a guard time before it is used again. This requirement is valid for all modes of operation. The need for power-down guard time can vary with crystal type and load.	3			ms

(1) Including aging and temperature dependency, as specified by [1]

4.10 32.768-kHz Crystal Oscillator

Measured on Texas Instruments CC2541-Q1 EM reference design with T_A = 25°C and VDD = 3 V

		V R				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Crystal frequency			32.768		kHz
	Crystal frequency accuracy requirement ⁽¹⁾		-40		40	ppm
ESR	Equivalent series resistance			40	130	kΩ
C ₀	Crystal shunt capacitance			0.9	2	pF
CL	Crystal load capacitance			12	16	pF
	Start-up time			0.4		s

(1) Including aging and temperature dependency, as specified by [1]

4.11 32-kHz RC Oscillator

Measured on Texas Instruments CC2541-Q1 EM reference design with $T_A = 25^{\circ}C$ and VDD = 3 V.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Calibrated frequency ⁽¹⁾		32.753		kHz
Frequency accuracy after calibration		±0.2%		
Temperature coefficient ⁽²⁾		0.4		%/°C
Supply-voltage coefficient ⁽³⁾		3		%/V
Calibration time ⁽⁴⁾		2		ms

(1) The calibrated 32-kHz RC oscillator frequency is the 32-MHz XTAL frequency divided by 977.

(2) Frequency drift when temperature changes after calibration

(3) Frequency drift when supply voltage changes after calibration

(4) When the 32-kHz RC oscillator is enabled, it is calibrated when a switch from the 16-MHz RC oscillator to the 32-MHz crystal oscillator is performed while SLEEPCMD.OSC32K_CALDIS is set to 0.

4.12 16-MHz RC Oscillator

Measured on Texas Instruments CC2541-Q1 EM reference design with $T_A = 25^{\circ}C$ and VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Frequency ⁽¹⁾		16		MHz
Uncalibrated frequency accuracy		±18%		
Calibrated frequency accuracy		±0.6%		
Start-up time		10		μs
Initial calibration time ⁽²⁾		50		μs

(1) The calibrated 16-MHz RC oscillator frequency is the 32-MHz XTAL frequency divided by 2.

(2) When the 16-MHz RC oscillator is enabled, it is calibrated when a switch from the 16-MHz RC oscillator to the 32-MHz crystal oscillator is performed while SLEEPCMD.OSC_PD is set to 0.

4.13 **RSSI Characteristics**

Measured on Texas Instruments CC2541-Q1 EM reference design with $T_A = 25^{\circ}C$ and VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
2 Mbps, GFSK, 320-kHz Deviation, 0.1% BEF	R and 2 Mbps, GFSK, 500-kHz Deviation, 0.1% B	ER		
Useful RSSI range ⁽¹⁾	Reduced gain by AGC algorithm	64		dB
	High gain by AGC algorithm	64		uБ
RSSI offset ⁽¹⁾	Reduced gain by AGC algorithm	79		dDm
RSSI onset	High gain by AGC algorithm	99		dBm
Absolute uncalibrated accuracy ⁽¹⁾		±6		dB
Step size (LSB value)		1		dB
All Other Rates/Formats				
Useful RSSI range ⁽¹⁾	Standard mode	64		dB
Userul RSSI range	High-gain mode	64		uБ
RSSI offset ⁽¹⁾	Standard mode	98		dBm
RSSI Oliset	High-gain mode	107		авт
Absolute uncalibrated accuracy ⁽¹⁾		±3		dB
Step size (LSB value)		1		dB

(1) Assuming CC2541-Q1 EM reference design. Other RF designs give an offset from the reported value.

4.14 Frequency Synthesizer Characteristics

Measured on Texas Instruments CC2541-Q1 EM reference design with $T_A = 25^{\circ}C$, VDD = 3 V and $f_c = 2440$ MHz

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	At ±1-MHz offset from carrier		-109		
Phase noise, unmodulated carrier	At ±3-MHz offset from carrier		-112		dBc/Hz
	At ±5-MHz offset from carrier		-119		

4.15 Analog Temperature Sensor

Measured on Texas Instruments CC2541-Q1 EM reference design with $T_{\rm A}$ = 25°C and VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Output		1480		12-bit
Temperature coefficient		4.5		/ 1°C
Voltage coefficient	Measured using integrated ADC, internal band-gap voltage	1		0.1 V
Initial accuracy without calibration	reference, and maximum resolution	±10		°C
Accuracy using 1-point calibration		±5		°C
Current consumption when enabled		0.5		mA

4.16 Comparator Characteristics

T_A = 25°C, VDD = 3 V. All measurement results are obtained using the CC2541-Q1 reference designs, post-calibration.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Common-mode maximum voltage		VDD		V
Common-mode minimum voltage		-0.3		
Input offset voltage		1		mV
Offset vs temperature		16		µV/°C
Offset vs operating voltage		4		mV/V
Supply current		230		nA
Hysteresis		0.15		mV

4.17 ADC Characteristics

T_{A} = 25°C and VDD = 3 V

ence voltage ence voltage differential ce, signal al ⁽¹⁾	VDD is voltage on AVDD5 pin VDD is voltage on AVDD5 pin VDD is voltage on AVDD5 pin Simulated using 4-MHz clock speed Peak-to-peak, defines 0 dBFS Single-ended input, 7-bit setting Single-ended input, 9-bit setting Single-ended input, 10-bit setting Differential input, 7-bit setting Differential input, 7-bit setting Differential input, 9-bit setting Differential input, 10-bit setting Differential input, 10-bit setting	0 0 197 2.97 5.7 7.5 9.3 10.3 6.5 8.3		V V kΩ V
ence voltage differential ce, signal al ⁽¹⁾	VDD is voltage on AVDD5 pin Simulated using 4-MHz clock speed Peak-to-peak, defines 0 dBFS Single-ended input, 7-bit setting Single-ended input, 9-bit setting Single-ended input, 10-bit setting Differential input, 7-bit setting Differential input, 9-bit setting Differential input, 9-bit setting Differential input, 10-bit setting Differential input, 10-bit setting	0 197 2.97 5.7 7.5 9.3 10.3 6.5	VDD	V kΩ
e, signal al ⁽¹⁾	Simulated using 4-MHz clock speed Peak-to-peak, defines 0 dBFS Single-ended input, 7-bit setting Single-ended input, 9-bit setting Single-ended input, 10-bit setting Differential input, 7-bit setting Differential input, 7-bit setting Differential input, 9-bit setting Differential input, 10-bit setting Differential input, 12-bit setting	197 2.97 5.7 7.5 9.3 10.3 6.5		kΩ
al ⁽¹⁾	Peak-to-peak, defines 0 dBFS Single-ended input, 7-bit setting Single-ended input, 9-bit setting Single-ended input, 10-bit setting Single-ended input, 12-bit setting Differential input, 7-bit setting Differential input, 9-bit setting Differential input, 10-bit setting Differential input, 12-bit setting	2.97 5.7 7.5 9.3 10.3 6.5		
	Single-ended input, 7-bit setting Single-ended input, 9-bit setting Single-ended input, 10-bit setting Single-ended input, 12-bit setting Differential input, 7-bit setting Differential input, 9-bit setting Differential input, 10-bit setting Differential input, 12-bit setting	5.7 7.5 9.3 10.3 6.5		V
per of bits	Single-ended input, 9-bit setting Single-ended input, 10-bit setting Single-ended input, 12-bit setting Differential input, 7-bit setting Differential input, 9-bit setting Differential input, 10-bit setting Differential input, 12-bit setting	7.5 9.3 10.3 6.5		
per of bits	Single-ended input, 10-bit setting Single-ended input, 12-bit setting Differential input, 7-bit setting Differential input, 9-bit setting Differential input, 10-bit setting Differential input, 12-bit setting	9.3 10.3 6.5		
per of bits	Single-ended input, 12-bit setting Differential input, 7-bit setting Differential input, 9-bit setting Differential input, 10-bit setting Differential input, 12-bit setting	10.3 6.5		
per of bits	Differential input, 7-bit setting Differential input, 9-bit setting Differential input, 10-bit setting Differential input, 12-bit setting	6.5		
per of bits	Differential input, 9-bit setting Differential input, 10-bit setting Differential input, 12-bit setting			
per of bits	Differential input, 10-bit setting Differential input, 12-bit setting	8.3		
	Differential input, 12-bit setting			bits
		10		
		11.5		
	10-bit setting, clocked by RCOSC	9.7		
	12-bit setting, clocked by RCOSC	10.9		
bandwidth	7-bit setting, both single and differential	0–20		kHz
	Single ended input, 12-bit setting, –6 dBFS ⁽¹⁾	-75.2		
c distortion	Differential input, 12-bit setting, $-6 \text{ dBFS}^{(1)}$	-86.6		dB
	Single-ended input, 12-bit setting ⁽¹⁾	70.2		
	Differential input, 12-bit setting ⁽¹⁾	79.3		
armonic ratio	Single-ended input, 12-bit setting, –6 dBFS ⁽¹⁾	78.8		dB
	Differential input, 12-bit setting, -6 dBFS ⁽¹⁾	88.9		
	Differential input, 12-bit setting, 1-kHz sine			
e rejection ratio	(0 dBFS), limited by ADC resolution	>84		dB
	Single ended input, 12-bit setting, 1-kHz sine (0 dBFS), limited by ADC resolution	>84		dB
	Midscale	-3		mV
		0.68%		
-line a site	12-bit setting, mean ⁽¹⁾	0.05		
nlinearity	12-bit setting, maximum ⁽¹⁾	0.9		LSB
	12-bit setting, mean ⁽¹⁾	4.6		
	12-bit setting, maximum ⁽¹⁾	13.3		
earity	12-bit setting, mean, clocked by RCOSC	10		LSB
	12-bit setting, max, clocked by RCOSC	29		
	Single ended input, 7-bit setting ⁽¹⁾	35.4		
	Single ended input, 9-bit setting ⁽¹⁾	46.8		
	Single ended input, 10-bit setting ⁽¹⁾			
e-and-distortion				dB
	0			
				μs
ne		132		
ə		-and-distortion Single ended input, 10-bit setting ⁽¹⁾ Single ended input, 12-bit setting ⁽¹⁾ Differential input, 7-bit setting ⁽¹⁾ Differential input, 9-bit setting ⁽¹⁾ Differential input, 10-bit setting ⁽¹⁾ Differential input, 10-bit setting ⁽¹⁾ Differential input, 12-bit setting ⁽¹⁾	-and-distortion Single ended input, 10-bit setting ⁽¹⁾ 57.5 Single ended input, 12-bit setting ⁽¹⁾ 66.6 Differential input, 7-bit setting ⁽¹⁾ 40.7 Differential input, 9-bit setting ⁽¹⁾ 51.6 Differential input, 10-bit setting ⁽¹⁾ 61.8 Differential input, 12-bit setting ⁽¹⁾ 70.8 7-bit setting 20 9-bit setting 36 10-bit setting 68	Single ended input, 10-bit setting ⁽¹⁾ 57.5 Single ended input, 12-bit setting ⁽¹⁾ 66.6 Differential input, 7-bit setting ⁽¹⁾ 40.7 Differential input, 9-bit setting ⁽¹⁾ 51.6 Differential input, 10-bit setting ⁽¹⁾ 61.8 Differential input, 12-bit setting ⁽¹⁾ 61.8 Differential input, 12-bit setting ⁽¹⁾ 70.8 P-bit setting 20 9-bit setting 36 10-bit setting 68

(1) Measured with 300-Hz sine-wave input and VDD as reference.

ADC Characteristics (continued)

$T_A = 25^{\circ}C$ and $VDD = 3 V$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power consumption			1.2		mA
Internal reference VDD coefficient			4		mV/V
Internal reference temperature coefficient			0.4		mV/10°C
Internal reference voltage			1.24		V

4.18 DC Characteristics


T_A = 25°C, VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Logic-0 input voltage				0.5	V
Logic-1 input voltage		2.4			V
Logic-0 input current	Input equals 0 V	-50		50	nA
Logic-1 input current	Input equals VDD	-50		50	nA
I/O-pin pullup and pulldown resistors			20		kΩ
Logic-0 output voltage, 4- mA pins	Output load 4 mA			0.5	V
Logic-1 output voltage, 4-mA pins	Output load 4 mA	2.5			V
Logic-0 output voltage, 20- mA pins	Output load 20 mA			0.5	V
Logic-1 output voltage, 20-mA pins	Output load 20 mA	2.5			V

4.19 Control Input AC Characteristics

 $T_A = -40^{\circ}$ C to 105°C, VDD = 2 V to 3.6 V

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
System clock, f _{SYSCLK} t _{SYSCLK} = 1/ f _{SYSCLK}	The undivided system clock is 32 MHz when crystal oscillator is used. The undivided system clock is 16 MHz when calibrated 16-MHz RC oscillator is used.	16	32	MHz
RESET_N low duration	See item 1, Figure 4-1. This is the shortest pulse that is recognized as a complete reset pin request. Note that shorter pulses may be recognized but do not lead to complete reset of all modules within the chip.	1		μs
Interrupt pulse duration	See item 2, Figure 4-1. This is the shortest pulse that is recognized as an interrupt request.	20		ns






4.20 SPI AC Characteristics

 $T_A = -40^{\circ}$ C to 105°C, VDD = 2 V to 3.6 V

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
		Master, RX and TX	250		1
t ₁	SCK period	Slave, RX and TX	250		ns
	SCK duty cycle	Master		50%	
	SSN Jow to SCK	Master	63		
2	SSN low to SCK	Slave	63		ns
	SCIX to SCNI high	Master	63		-
3	SCK to SSN high	Slave	63		ns
4	MOSI early out	Master, load = 10 pF		7	ns
5	MOSI late out	Master, load = 10 pF		10	ns
6	MISO setup	Master	90		ns
7	MISO hold	Master	10		ns
	SCK duty cycle	Slave		50%	ns
10	MOSI setup	Slave	35		ns
11	MOSI hold	Slave	10		ns
9	MISO late out	Slave, load = 10 pF		95	ns
		Master, TX only		8	
	Operating frequency	Master, RX and TX		4	
	Operating frequency	Slave, RX only		8	MHz
		Slave, RX and TX		4	











Figure 4-3. SPI Slave AC Characteristics

4.21 Debug Interface AC Characteristics

Т	40°C to	105°C	VDD -	2 V to 3.6 V	
-Δ-	+0 0 10	100 0.	VDD - 4	2 V 10 0.0 V	

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{clk_dbg}	Debug clock frequency (see Figure 4-4)				12	MHz
t ₁	Allowed high pulse on clock (see Figure 4-4)		35			ns
t ₂	Allowed low pulse on clock (see Figure 4-4)		35			ns
t ₃	EXT_RESET_N low to first falling edge on debug clock (see Figure 4-6)		167			ns
t ₄	Falling edge on clock to EXT_RESET_N high (see Figure 4- 6)		83			ns
t ₅	EXT_RESET_N high to first debug command (see Figure 4- 6)		83			ns
t ₆	Debug data setup (see Figure 4-5)		2			ns
t ₇	Debug data hold (see Figure 4-5)		4			ns
t ₈	Clock-to-data delay (see Figure 4-5)	Load = 10 pF			30	ns



T0436-01






Figure 4-6. Data Setup and Hold Timing

►

4.22 Timer Inputs AC Characteristics

▶


 T_{A} = –40°C to 105°C, VDD = 2 V to 3.6 V

◄

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Synchronizers determine the shortest input pulse that can be recognized. The synchronizers operate at the current system clock rate (16 MHz or 32 MHz).	1.5			t _{SYSCLK}



4.23 Typical Characteristics



Typical Characteristics (continued)




Table 4-1. Output Power⁽¹⁾⁽²⁾

TX POWER Setting	Typical Output Power (dBm)
0xE1	0
0xD1	-2
0xC1	-4
0xB1	-6
0xA1	-8
0x91	-10
0x81	-12
0x71	-14
0x61	-16
0x51	-18
0x41	-20

(1) Measured on Texas Instruments CC2541-Q1 EM reference design with $T_A = 25^{\circ}C$, VDD = 3 V and $f_c = 2440$ MHz. See SWRU191 for recommended register settings.

(2) 1 Mbsp, GFSK, 250-kHz deviation, *Bluetooth* low energy mode, 1% BER



5 Detailed Description

5.1 Functional Block Diagram

A block diagram of the CC2541-Q1 is shown in Figure 5-1. The modules can be roughly divided into one of three categories: CPU-related modules; modules related to power, test, and clock distribution; and radio-related modules. In the following subsections, a short description of each module is given.




Figure 5-1. CC2541-Q1 Block Diagram

5.2 Block Descriptions

A block diagram of the CC2541-Q1 is shown in Figure 5-1. The modules can be roughly divided into one of three categories: CPU-related modules; modules related to power, test, and clock distribution; and radio-related modules. In the following subsections, a short description of each module is given.



5.2.1 CPU and Memory

The **8051 CPU core** is a single-cycle 8051-compatible core. It has three different memory access busses (SFR, DATA, and CODE/XDATA), a debug interface, and an 18-input extended interrupt unit.

The **memory arbiter** is at the heart of the system, as it connects the CPU and DMA controller with the physical memories and all peripherals through the SFR bus. The memory arbiter has four memory-access points, access of which can map to one of three physical memories: an SRAM, flash memory, and XREG/SFR registers. It is responsible for performing arbitration and sequencing between simultaneous memory accesses to the same physical memory.

The **SFR bus** is drawn conceptually in Figure 5-1 as a common bus that connects all hardware peripherals to the memory arbiter. The SFR bus in the block diagram also provides access to the radio registers in the radio register bank, even though these are indeed mapped into XDATA memory space.

The **8-KB SRAM** maps to the DATA memory space and to parts of the XDATA memory spaces. The SRAM is an ultralow-power SRAM that retains its contents even when the digital part is powered off (power mode 2 and mode 3).

The **256 KB flash block** provides in-circuit programmable non-volatile program memory for the device, and maps into the CODE and XDATA memory spaces.

5.2.2 Peripherals

Writing to the flash block is performed through a **flash controller** that allows page-wise erasure and 4bytewise programming. See User Guide for details on the flash controller.

A versatile five-channel **DMA controller** is available in the system, accesses memory using the XDATA memory space, and thus has access to all physical memories. Each channel (trigger, priority, transfer mode, addressing mode, source and destination pointers, and transfer count) is configured with DMA descriptors that can be located anywhere in memory. Many of the hardware peripherals (AES core, flash controller, USARTs, timers, ADC interface, etc.) can be used with the DMA controller for efficient operation by performing data transfers between a single SFR or XREG address and flash/SRAM.

Each CC2541-Q1 contains a unique 48-bit IEEE address that can be used as the public device address for a *Bluetooth* device. Designers are free to use this address, or provide their own, as described in the *Bluetooth* specification.

The **interrupt controller** services a total of 18 interrupt sources, divided into six interrupt groups, each of which is associated with one of four interrupt priorities. I/O and sleep timer interrupt requests are serviced even if the device is in a sleep mode (power modes 1 and 2) by bringing the CC2541-Q1 back to the active mode.

The **debug interface** implements a proprietary two-wire serial interface that is used for in-circuit debugging. Through this debug interface, it is possible to erase or program the entire flash memory, control which oscillators are enabled, stop and start execution of the user program, execute instructions on the 8051 core, set code breakpoints, and single-step through instructions in the code. Using these techniques, it is possible to perform in-circuit debugging and external flash programming elegantly.

The **I/O controller** is responsible for all general-purpose I/O pins. The CPU can configure whether peripheral modules control certain pins or whether they are under software control, and if so, whether each pin is configured as an input or output and if a pullup or pulldown resistor in the pad is connected. Each peripheral that connects to the I/O pins can choose between two different I/O pin locations to ensure flexibility in various applications.

The **sleep timer** is an ultralow-power timer that can either use an external 32.768-kHz crystal oscillator or an internal 32.753-kHz RC oscillator. The sleep timer runs continuously in all operating modes except power mode 3. Typical applications of this timer are as a real-time counter or as a wake-up timer to get out of power mode 1 or mode 2.

A built-in **watchdog timer** allows the CC2541-Q1 to reset itself if the firmware hangs. When enabled by software, the watchdog timer must be cleared periodically; otherwise, it resets the device when it times out.

Timer 1 is a 16-bit timer with timer/counter/PWM functionality. It has a programmable prescaler, a 16-bit period value, and five individually programmable counter/capture channels, each with a 16-bit compare value. Each of the counter/capture channels can be used as a PWM output or to capture the timing of edges on input signals. It can also be configured in IR generation mode, where it counts timer 3 periods and the output is ANDed with the output of timer 3 to generate modulated consumer IR signals with minimal CPU interaction.

Timer 2 is a 40-bit timer. It has a 16-bit counter with a configurable timer period and a 24-bit overflow counter that can be used to keep track of the number of periods that have transpired. A 40-bit capture register is also used to record the exact time at which a start-of-frame delimiter is received/transmitted or the exact time at which transmission ends. There are two 16-bit output compare registers and two 24-bit overflow compare registers that can be used to give exact timing for start of RX or TX to the radio or general interrupts.

Timer 3 and timer 4 are 8-bit timers with timer/counter/PWM functionality. They have a programmable prescaler, an 8-bit period value, and one programmable counter channel with an 8-bit compare value. Each of the counter channels can be used as PWM output.

USART 0 and USART 1 are each configurable as either an SPI master/slave or a UART. They provide double buffering on both RX and TX and hardware flow control and are thus well suited to high-throughput full-duplex applications. Each USART has its own high-precision baud-rate generator, thus leaving the ordinary timers free for other uses. When configured as SPI slaves, the USARTs sample the input signal using SCK directly instead of using some oversampling scheme, and are thus well-suited for high data rates.

The **AES** encryption/decryption core allows the user to encrypt and decrypt data using the AES algorithm with 128-bit keys. The AES core also supports ECB, CBC, CFB, OFB, CTR, and CBC-MAC, as well as hardware support for CCM.


The **ADC** supports 7 to 12 bits of resolution with a corresponding range of bandwidths from 30-kHz to 4kHz, respectively. DC and audio conversions with up to eight input channels (I/O controller pins) are possible. The inputs can be selected as single-ended or differential. The reference voltage can be internal, AVDD, or a single-ended or differential external signal. The ADC also has a temperature-sensor input channel. The ADC can automate the process of periodic sampling or conversion over a sequence of channels.

The l^2C module provides a digital peripheral connection with two pins and supports both master and slave operation. l^2C support is compliant with the NXP l^2C specification version 2.1 and supports standard mode (up to 100 kbps) and fast mode (up to 400 kbps). In addition, 7-bit device addressing modes are supported, as well as master and slave modes.

The ultralow-power **analog comparator** enables applications to wake up from PM2 or PM3 based on an analog signal. Both inputs are brought out to pins; the reference voltage must be provided externally. The comparator output is connected to the I/O controller interrupt detector and can be treated by the MCU as a regular I/O pin interrupt.

6 Application Information

Few external components are required for the operation of the CC2541-Q1. A typical application circuit is shown in Figure 6-1.



(1) 32-kHz crystal is mandatory when running the BLE protocol stack in low-power modes, except if the link layer is in the standby state (Vol. 6 Part B Section 1.1 in [1]).

NOTE: Different antenna alternatives will be provided as reference designs.

Power supply decoupling capacitors are not shown. Digital I/O not connected

Figure 6-1. CC2541-Q1 Application Circuit

Component	Description	Value
C401	Decoupling capacitor for the internal 1.8-V digital voltage regulator	1 µF
R301	Precision resistor ±1%, used for internal biasing	56 kΩ

6.1 Input/Output Matching

When using an unbalanced antenna such as a monopole, a balun should be used to optimize performance. The balun can be implemented using low-cost discrete inductors and capacitors. See reference design, CC2541-Q1EM, for recommended balun.

6.2 Crystal



An external 32-MHz crystal, XTAL1, with two loading capacitors (C221 and C231) is used for the 32-MHz crystal oscillator. See Section 4.9 for details. The load capacitance seen by the 32-MHz crystal is given by:

$$C_{L} = \frac{1}{\frac{1}{C_{221}} + \frac{1}{C_{231}}} + C_{\text{parasitic}}$$
(1)

XTAL2 is an optional 32.768-kHz crystal, with two loading capacitors (C321 and C331) used for the 32.768-kHz crystal oscillator. The 32.768-kHz crystal oscillator is used in applications where both very low sleep-current consumption and accurate wake-up times are needed. The load capacitance seen by the 32.768-kHz crystal is given by:

$$C_{L} = \frac{1}{\frac{1}{C_{321}} + \frac{1}{C_{331}}} + C_{parasitic}$$
(2)

A series resistor may be used to comply with the ESR requirement.

6.3 On-Chip 1.8-V Voltage Regulator Decoupling

The 1.8-V on-chip voltage regulator supplies the 1.8-V digital logic. This regulator requires a decoupling capacitor (C471) for stable operation.

6.4 Power-Supply Decoupling and Filtering

Proper power-supply decoupling must be used for optimum performance. The placement and size of the decoupling capacitors and the power supply filtering are very important to achieve the best performance in an application. TI provides a compact reference design that should be followed very closely.



7 Device and Documentation Support

7.1 Documentation Support

7.1.1 Related Documentation

- Bluetooth® Core Technical Specification document, version 4.0 http://www.bluetooth.com/SiteCollectionDocuments/Core V40.zip
- CC253x System-on-Chip Solution for 2.4-GHz IEEE 802.15.4 and ZigBee[®] Applications/CC2541-Q1 System-on-Chip Solution for 2.4-GHz *Bluetooth* low energy Applications (<u>SWRU191</u>)
- 3. Current Savings in CC254x Using the TPS62730 (SWRA365).

7.1.1.1 Additional Information

Texas Instruments offers a wide selection of cost-effective, low-power RF solutions for proprietary and standard-based wireless applications for use in industrial and consumer applications. Our selection includes RF transceivers, RF transmitters, RF front ends, and System-on-Chips as well as various software solutions for the sub-1- and 2.4-GHz frequency bands.

In addition, Texas Instruments provides a large selection of support collateral such as development tools, technical documentation, reference designs, application expertise, customer support, third-party and university programs.

The Low-Power RF E2E Online Community provides technical support forums, videos and blogs, and the chance to interact with fellow engineers from all over the world.

With a broad selection of product solutions, end application possibilities, and a range of technical support, Texas Instruments offers the broadest low-power RF portfolio. We make RF easy!

For more information on low-power RF, see Section 7.1.1.2, Section 7.1.1.3, and Section 7.1.1.4.

7.1.1.2 Texas Instruments Low-Power RF Website

- Forums, videos, and blogs
- RF design help
- E2E interaction

Join us today at www.ti.com/lprf-forum.

7.1.1.3 Texas Instruments Low-Power RF Developer Network

Texas Instruments has launched an extensive network of low-power RF development partners to help customers speed up their application development. The network consists of recommended companies, RF consultants, and independent design houses that provide a series of hardware module products and design services, including:

- RF circuit, low-power RF, and ZigBee[®] design services
- Low-power RF and ZigBee module solutions and development tools
- RF certification services and RF circuit manufacturing

Need help with modules, engineering services or development tools?

Search the Low-Power RF Developer Network tool to find a suitable partner. www.ti.com/lprfnetwork

7.1.1.4 Low-Power RF eNewsletter

The Low-Power RF eNewsletter keeps you up-to-date on new products, news releases, developers' news, and other news and events associated with low-power RF products from TI. The Low-Power RF eNewsletter articles include links to get more online information.

Sign up today on www.ti.com/lprfnewsletter

7.2 Trademarks

SimpleLink is a trademark of Texas Instruments. Bluetooth is a registered trademark of Bluetooth SIG, Inc.. ZigBee is a registered trademark of ZigBee Alliance. All other trademarks are the property of their respective owners.

7.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

7.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



11-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CC2541F256TRHARQ1	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	CC2541Q1 F256	Samples
CC2541F256TRHATQ1	ACTIVE	VQFN	RHA	40	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	CC2541Q1 F256	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

11-Dec-2020

OTHER QUALIFIED VERSIONS OF CC2541-Q1 :

Catalog: CC2541

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product


PACKAGE MATERIALS INFORMATION

Texas Instruments


www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CC2541F256TRHARQ1	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

25-Nov-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CC2541F256TRHARQ1	VQFN	RHA	40	2500	350.0	350.0	43.0

RHA 40


6 x 6, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






RHA0040H



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RHA0040H

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RHA0040H

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated