Shared Memory and Distributed Multiprocessing

Bhanu Kapoor, Ph.D.

The Saylor Foundation



Issue with Parallelism

- Parallel software is the problem
- Need to get significant performance improvement
 - Otherwise, just use a faster uniprocessor, since it's easier!
- Difficulties
 - Partitioning
 - Coordination
 - Communications overhead



Amdahl's Law

- Sequential part can limit speedup
- Example: 100 processors, 90× speedup?

$$-T_{new} = T_{parallelizable}/100 + T_{sequential}$$

$$= \frac{1}{(1 - F_{\text{paralleliz able}}) + F_{\text{paralleliz able}}/100} = 90$$

- Solving: $F_{parallelizable} = 0.999$
- Need sequential part to be 0.1% of original time



Scaling Example

- Workload: sum of 10 scalars, and 10 × 10 matrix sum
 - Speed up from 10 to 100 processors
- Single processor: Time = (10 + 100) × t_{add}
- 10 processors
 - Time = $10 \times t_{add} + 100/10 \times t_{add} = 20 \times t_{add}$
 - Speedup = 110/20 = 5.5 (55% of potential)
- 100 processors
 - Time = $10 \times t_{add} + 100/100 \times t_{add} = 11 \times t_{add}$
 - Speedup = 110/11 = 10 (10% of potential)
- Assumes load can be balanced across processors



Scaling Example (cont)

- What if matrix size is 100 × 100?
- Single processor: Time = $(10 + 10000) \times t_{add}$
- 10 processors
 - Time = $10 \times t_{add} + 10000/10 \times t_{add} = 1010 \times t_{add}$
 - Speedup = 10010/1010 = 9.9 (99% of potential)
- 100 processors
 - Time = 10 × t_{add} + 10000/100 × t_{add} = 110 × t_{add}
 - Speedup = 10010/110 = 91 (91% of potential)
- Assuming load balanced




Strong vs Weak Scaling

- Strong scaling: problem size fixed
 - As in example
- Weak scaling: problem size proportional to number of processors
 - 10 processors, 10 × 10 matrix
 - Time = $20 \times t_{add}$
 - 100 processors, 32 × 32 matrix
 - Time = $10 \times t_{add} + 1000/100 \times t_{add} = 20 \times t_{add}$
 - Constant performance in this example



Shared Memory

- SMP: shared memory multiprocessor
 - Hardware provides single physical address space for all processors
 - Synchronize shared variables using locks
 - Memory access time
 - UMA (uniform) vs. NUMA (nonuniform)



Example: Sum Reduction

- Sum 100,000 numbers on 100 processor UMA
 - Each processor has ID: $0 \le Pn \le 99$
 - Partition 1000 numbers per processor
 - Initial summation on each processor

```
sum[Pn] = 0;
for (i = 1000*Pn;
    i < 1000*(Pn+1); i = i + 1)
    sum[Pn] = sum[Pn] + A[i];</pre>
```

- Now need to add these partial sums
 - Reduction: divide and conquer
 - Half the processors add pairs, then quarter, ...
 - Need to synchronize between reduction steps




Example: Sum Reduction

```
(half = 1) | 0
half = 100;
                               (half = 2) | 0 || 1 || 2 |
repeat
                               (half = 4) 0 1 2 3 4 5 6 7
 synch();
 if (half%2 != 0 && Pn == 0)
    sum[0] = sum[0] + sum[half-1];
    /* Conditional sum needed when half is odd;
       Processor0 gets missing element */
  half = half/2; /* dividing line on who sums */
  if (Pn < half) sum[Pn] = sum[Pn] + sum[Pn+half];
until (half == 1);
```



Message Passing

- Each processor has private physical address space
- Hardware sends/receives messages between processors





Loosely Coupled Clusters

- Network of independent computers
 - Each has private memory and OS
 - Connected using I/O system
 - E.g., Ethernet/switch, Internet
- Suitable for applications with independent tasks
 - Web servers, databases, simulations, ...
- High availability, scalable, affordable
- Problems
 - Administration cost (prefer virtual machines)
 - Low interconnect bandwidth
 - c.f. processor/memory bandwidth on an SMP



Sum Reduction (Again)

- Sum 100,000 on 100 processors
- First distribute 1000 numbers to each
 - The do partial sums

```
sum = 0;
for (i = 0; i<1000; i = i + 1)
  sum = sum + AN[i];</pre>
```

- Reduction
 - Half the processors send, other half receive and add
 - The quarter send, quarter receive and add, ...



Sum Reduction (Again)

Given send() and receive() operations

- Send/receive also provide synchronization
- Assumes send/receive take similar time to addition



Cache Coherence Problem

- Suppose two CPU cores share a physical address space
 - Write-through caches

Time step	Event	CPU A's cache	CPU B's cache	Memory
0				0
1	CPU A reads X	0		0
2	CPU B reads X	0	0	0
3	CPU A writes 1 to X	1	0	1



Coherence Defined

- Informally: Reads return most recently written value
- Formally:
 - P writes X; P reads X (no intervening writes)
 - ⇒ read returns written value
 - P₁ writes X; P₂ reads X (sufficiently later)
 - ⇒ read returns written value
 - c.f. CPU B reading X after step 3 in example
 - $-P_1$ writes X, P_2 writes X
 - ⇒ all processors see writes in the same order
 - End up with the same final value for X




Memory Consistency

- When are writes seen by other processors
 - "Seen" means a read returns the written value
 - Can't be instantaneously
- Assumptions
 - A write completes only when all processors have seen it
 - A processor does not reorder writes with other accesses
- Consequence
 - P writes X then writes Y
 - \Rightarrow all processors that see new Y also see new X
 - Processors can reorder reads, but not writes



Multiprocessor Caches





Multiprocessor Caches

- Caches provide [for shared items]
 - Migration
 - Replication
- Migration Reduces
 - Latency
 - Bandwidth demands
- Replication reduces
 - Latency
 - Contention for a read of shared item

