

CSCE 5730/4730: Digital CMOS VLSI Design

Instructor: Saraju Mohanty
Office: NTDP F247
Office Hours: MW 4:00--5:00pm
Phone: 940-565-3276

Semester: Spring 2015
Time: MW 5:30--6:50pm
Place: NTDP D215
E-mail: saraju.mohanty@unt.edu

1. Course Description

Introduction to VLSI design using CAD tools, CMOS logic, switch level modeling, circuit characterization, logic design in CMOS, systems design methods, test subsystem design, design examples, student design project.

2. Text and References

- Principles of CMOS VLSI Design: A Systems Perspective by Neil Weste and David Harris, Addison Wesley, 2011, 4th Edition, ISBN: 0321547748 and 9780321547743.
- Nanoelectronic Mixed-Signal System Design by Saraju P. Mohanty, McGraw-Hill, 2015, 1st Edition, ISBN: 0071825711 and 978-0071825719.

3. Learning Outcomes

By the end of this course a students will:

1. Understand the concept of MOS transistor.
2. Understand the operational characteristics of MOS transistor.
3. Understand the Power dissipation mechanisms in MOS transistor.
4. Understand the CMOS Process and Technology.
5. Able to use commercial CAD tools to design and simulate digital circuits.

4. Course Requirements

Attendance: Mandatory

Exams: 3 equal weightage tests; one per each month.

Assignments: There will be approximately 6 required assignments.

Quizzes: There will be several surprise quizzes.

5. More Information

Website: <https://ecampus.unt.edu>

6. Disability Accommodation

The University of North Texas complies with Section 504 of the 1973 Rehabilitation Act and with the Americans with Disabilities Act of 1990. The University of North Texas provides academic adjustments and auxiliary aids to individuals with disabilities, as defined under the law. Among other things, this legislation requires that all students with disabilities be guaranteed a learning environment that provides for reasonable accommodation of their disabilities. If you believe you have a disability requiring accommodation, please see the instructor and/or contact the Office of Disability Accommodation at 940-565-4323 during the first week of class.

7. A Tentative Calendar and Topics

Week	Topic
1	MOS transistor theory
2	MOS transistor theory
3	CMOS processing technology
4	Test 1
5	Circuit Characterization
6	Circuit Characterization
7	Power Dissipation
8	Power Dissipation
9	Test 2
10	Clocking Strategies
11	Design methods and tools
12	Design methods and tools
13	CMOS testing
14	Test 3
15	System Design Examples, Presentation and Demo
16	System Design Examples, Presentation and Demo

8. Teaching Assistant

Name: Venkata Prasanth Yanambaka

Email ID: VenkataPrasanthYanambaka@my.unt.edu

Office Hours: Wednesday 8:00AM to 10:00AM

9. Course policy

- **Attendance for this course is mandatory.** In the case of absence due to unavoidable reasons, substantial documented evidence must be provided.
- Several **assignments** including exercise problems and design works will be given. The written or typed solutions for exercise problems and reports for design works must be submitted in the class **at the beginning of lecture** of announced deadline, else **there will be late penalty of 20%**. Under no circumstances late assignment will be accepted three days after deadline and score for such assignment will be zero.
- **There will be three tests of equal weightage.** There will be no final test. The tests will be approximately evenly spaced throughout the semester. The tests will be conducted in the same lecture room. The dates of the tests will be announced right on the 1st lecture, and the test dates will not be changed under any circumstances.
- Any makeup test will not be given unless substantial documented evidence is provided for a reasonable excuse of absence. In the absence of the documented evidence the score for the test will be zero.
- The surprise quizzes will not have any makeup if a student fails to take them due to late entry to the class or absence in the class.
- The **course project is an individual project** by a student. A student is expected work on his own and write the report using his/her own words and figures using proper references.
- Discretionary points will be based on class performance and attendance.

- Any questions regarding the test grades should be clarified **a week of returning the test**. If no complaint is formulated within one week after the grades are posted on the course web page, **it will be considered that the student accepted the grade and the corresponding grades are considered definite**.
- No student shall be compelled to attend class or sit for a test on a day or time prohibited by his or her religious belief.
- Dishonesty in this class will be handled as per the University of North Texas policy (<http://www.unt.edu/csrr>).
- If a student needs any special accommodations according to the American Disability Act, he or she should let the instructor know.
- **Student Evaluation of Teaching Effectiveness (SETE) Completion:** The students should complete the SETE, which is a short survey. The SETE is a requirement for all organized classes at the UNT. SETE will be made available for the students at the end of the semester to provide them a chance to comment on how this class is taught. The instructor is very much interested in the constructive feedbacks from the students to continually improve his teaching of this course.

10. Tests Dates

Test No.	Date	% of Final Grade (CSCE 5730)	% of Final Grade (CSCE 4730)
Test 1	23 Feb 2015 (Mon)	15	15
Test 2	30 Mar 2015 (Mon)	15	15
Test 3	27 Apr 2015 (Mon)	15	15

11. Grade Distribution

Items	% of Final Grade (for CSCE 5730)	% of Final Grade (CSCE 4730)
Tests	45	45
Homework	20	20
Project	20 (abstract + report + presentation - 5+10+5) Deadlines: Abstract: 04 Mar 2015 (Wed) Report: 22 Apr 2015 (Wed) Presentation: 29 Apr 2015 (Wed), 04 May 2015 (Mon) and 06 May 2015 (Wed)	20 (abstract + report - 5+15) Deadlines: Abstract: 04 Mar 2015 (Wed) Report: 22 Apr 2015 (Wed)
Quizzes	10	10
Discretionary	5	5

12. Grading Policy

A \geq 90; 90 > B \geq 80; 80 > C \geq 70; 70 > D \geq 60; F < 60

PS: (1) Grading method may change if the Department decides. (2) **NO border grade concession.**