Computer Organization (EENG 3710) Spring 2011

__________________________________________________________________________________________________

 

Instructor: Parthasarathy (Partha) Guturu
Faculty Office: NTRP B-235
Phone: 940-891-6877
Email: guturu@unt.edu
Teaching Assistant: TBD
Class Hours: M/W 2:00 PM - 3:20 PM
Class Room: NTRP B-227.
Office Hours:  T 10:0 0 AM-12:00 PM. Students unable to see me during these times may request an appointment.
Prerequisite: EENG 2710

Text Book:
1. David. A. Patterson and John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, Third Edition, Morgan-Kaufmann Publishers Inc. 2004, ISBN 1-55860-604-12.

A power-point presentation is used to provide some information to support and supplement a student-centric problem/project-oriented learning methodology.

Attendance Policy:     In view of the continuous evaluation strategy adopted by the instructor, perfect attendance is recommended for those aspiring to get good grades.

Grading Policy:          Regular quizzes/class assignments and tests: 50, Project: 30 and Final Exam: 20. Grades A, B, C, D, and F will be assigned, respectively, depending upon whether the total tally will be greater than/equal to 90, 80-89, 70-79, 60-69, or less than 60, after curving.

Academic Dishonesty: Honesty is the best policy. Cheating will not be tolerated. Anyone found guilty of cheating on a test or assignment will be awarded an F grade for the course. Discussions of problems and assignment with your classmates is welcome and encouraged, however, sharing of solutions is not. If you need help, you should ask the instructor. Cheating includes, but is not limited to, all forms of plagiarism and misrepresentation. For your rights and responsibilities please refer to http://www.unt.edu/csrr

Statement regarding Disabled Students: The Faculty of Electrical Engineering including this instructor cooperates with the Office of Disability Accommodation (ODA) to make reasonable accommodations for students with certified disabilities (cf. Americans with Disabilities Act and Section 504, Rehabilitation Act). If you have not registered with ODA, we encourage you to do so immediately and present a written accommodation request along with an appropriate documentation from the Dean of Students Office http://www.unt.edu/oda/, on or before the 2nd week of class.

Final Exam Date and Time: TBD.

Course Outline and Delivery Plan

  1. Introduction to Computer Organization                                                             (1 week)
  2. Computer Instructions                                                                                      (2 weeks)
  3. Arithmetic and Logic Unit                                                                                 (1 week)
  4. Performance Analysis                                                                                       (1 week)
  5. Data Path and Control                                                                                      (2 weeks)
  6. Performance Enhancement with Pipelining                                                         (2 weeks)
  7. Memory Hierarchy  and Virtual Memory Concepts                                           (2 weeks)
  8. Storage, Networks, and other Peripherals                                                         (1 week)
  9. Engineering Design with Microcomputers                                                        (2 weeks)

Note: The topics 1-7 listed above correspond to the chapters of the recommended text book. Topic 8 will be covered using specific microprocessor manuals and reference books. Class here implies a one-hour time slot. Due to the teaching method adopted, discussions, reviews, tests and projects will be integral parts of the topics 0-8 and hence all the class sessions.

Reading Requirements

The students are required to come prepared to every class with the material discussed in the previous class

Course Objectives

The main objectives of the course are to facilitate the students to achieve the highest levels in the Bloom's 6-level Learning Taxonomy so that they, at the end of the course, will be able to-

  1. Know about the different software and hardware components of a digital computer .
  2. Comprehend how different  components of the digital computer collaborate to produce the end result  in an application development process
  3. Apply principles of logic design to digital computer design.
  4. Analyze  digital computer and decompose it into modules and lower level logical blocks involving both combinational and sequential circuit elements.
  5. Synthesize  various components of computer's Arithmetic Logic Unit, Control Units, and Data Paths
  6. Understand and Assess (evaluate) computer CPU performance, and learn methods to enhance computer performance.

 

Course Learning Outcomes

Course Learning Outcomes (CLOs), that is, the areas for student learning in this course are:

[CLO-1]                   High-level View of Hardware and Software Components and their Organization.

[CLO-2]                   Computer Instruction and Low Level (assembly/machine) Programming

[CLO-3]                   Computer Arithmetic Processor

[CLO-4]                   Computer Performance Analysis

[CLO-5]                   Data and Control Path Design

[CLO-6]                   Pipeline Processor Design

[CLO-7]                   Memory Hierarchy and Virtual Memory Concepts

[CLO-8]                   Computer Peripherals

[CLO-9]                   Engineering Design with Microcomputers

 

Our EE Program Outcomes (POs)

Upon completion of our BSEE program, the students will be able to:

[PO-1] Apply knowledge of mathematics, engineering and science.

 

[PO-2] Design and conduct experiments to verify and validate the design projects developed by them, and analyze and interpret data.

 

[PO-3] Develop project-based learning skills through design and implementation of a system, component, or process that meets the needs within realistic constraints.

 

[PO-4] Function on multidisciplinary teams.

 

[PO-5] Identify, formulate, and solve engineering problems.

 

[PO-6] Have an understanding of professional and ethical responsibility.

 

[PO-7] Communicate effectively.

 

[PO-8] Achieve broad education necessary to understand the impact of electrical engineering solutions in a global and societal context.

 

[PO-9] Understand learning processes, concepts of learning to learn, and engage in lifelong learning.

 

[PO-10] Achieve knowledge of contemporary issues.

 

[PO-11] Use techniques, skills, and computer-based tools for conducting experiments and carrying out designs.

[PO-12] Develop an appreciation for principles of business practices and entrepreneurship.

ABET Outcomes

3a- an ability to apply knowledge of mathematics, science, and engineering

3b- an ability to design and conduct experiments, as well as to analyze and interpret data

3c- an ability to design a system, component, or process to meet desired needs

3d- an ability to function on multi-disciplinary teams

3e- an ability to identify, formulate, and solve engineering problems

3f- an understanding of professional and ethical responsibility

3g- an ability to communicate effectively

3h- the broad education necessary to understand the impact of engineering solutions in a global and societal context

3i- a recognition of the need for, and an ability to engage in life-long learning

3j- a knowledge of contemporary issues

3k- an ability to use the techniques, skills, and modern engineering tools necessary for engineering practice

 

Relationship between the Program Outcomes and Course Outcomes

The course learning outcomes map onto the program and ABET outcomes as depicted in the table below:

CLO

                                         Program Outcomes/ABET Outcomes

 

PO-1/ 3(a)

PO-2/ 3(b)

PO-3/ 3(c)

PO-4/ 3(d)

PO-5/ 3(e)

PO-6/ 3(f)

PO-7/ 3(g)

PO-8/ 3(h)

PO-9/ 3(i)

PO-10/ 3(j)

PO-11/ 3(k)

P0-12

1

 

 

 

 

 

x

 

 

 

 

2

x

 

 

 

 

 

 

 

 

x

 

3

x

x

 

 

 

 

 

 

 

 

 

4

x

 

 

 

 

 

 

 

 

 

 

5

x

 

 

 

 

 

 

 

 

 

 

6

x

 

 

 

 

 

 

 

 

 

7

x

 

 

 

 

 

 

 

 

 

 

 

8

x

 

 

 

 

 

 

 

 

 

9

x