

## CSCE 4610: Computer Systems Architecture

### You May Want To Know

Instructor: Nagendra Gulur  
Office: F 277 Discovery Park  
Email: [nagendra.gulur@unt.edu](mailto:nagendra.gulur@unt.edu)  
Web: <https://csrl.cse.unt.edu/content/nagendra-gulur>  
Office Hours: Tuesdays 1:00-2:00pm  
                  Thursdays 4:00-5:00pm

TA: Xu Ma ([xuma@my.unt.edu](mailto:xuma@my.unt.edu))  
TA Office Hours:

#### Tentative Breakdown Of Course Grades

2 Mid Semester Exams	40% (20% each)
Final	20%
Homework Assignments	20%
Term Project	15%
Discretion	5%

**Prerequisites:** CSCE 2610, CSCE 3612 or CSCE 3600

Primarily, I would like to see that you know how a basic CPU works, assembly language programming in RISC-V (or ARM) instruction, memory hierarchy, ALU (including multiplication, division and floating point algorithms), and some understanding of compilers and runtime support, Operating system concepts like process scheduling, virtual memory, protection domains, etc.

**Exams and Grading Policies:** All my exams (mid-semester and final) are "open-book" format. The final exam is not comprehensive.

#### ABET Course Outcomes for CSCE 4610

1. Apply metrics to evaluate performance and power requirements of modern computer systems. Represent performance using arithmetic, harmonic and geometric means.
2. Understand Amdahl's law as applied to a single core and multicore systems.
3. Design a pipelined processor to meet design specifications.
4. Design an out-of-order and speculative processor to improve performance.
5. Understand cache memory performance issues.
6. Understand cache memory issues in multicore systems include cache coherency management.
7. Understand hardware support for concurrency including multithreading, locks and barriers.

## CSCE 4610: Computer Systems Architecture Course Outline

	Hours
1. Introduction and Background	6
What is computer architecture	
Instruction sets, control unit	
Performance evaluation	
2. Memory Systems	10
Memory hierarchy	
Cache memory designs	
Improving cache performance	
Main memory and Virtual memory	
DRAM and SSD technologies	
3. Pipeline and out of order execution	10
Basic design of pipelines	
Data and control hazards	
Branch prediction and dynamic scheduling	
Superscalar and multiple issue processors	
VLIW or EPIC	
4. Shared Memory Multiprocessors	8
Mutual Exclusion and Synchronization	
Cache Coherency Problem and Solutions	
Distributed Shared Memory Systems	
5. Dataflow and multithreaded architectures	6
Dataflow model of computation	
What is multithreading Scheduled Dataflow	
SMT and Hyper Threading	
6. Misc: Security, Architectures for AI, Low Power Issues	6

**Textbook:** J. Hennessy and D. Patterson. “Computer Architecture: A Quantitative Approach”, 6<sup>th</sup> Edition (I will also use material from older editions)

### **Other Useful Books:**

1. J.P. Shen and M.H. Lipasti. “Modern Processor Design”, McGraw Hill, 2005
2. D.E. Culler and J.P. Singh. “Parallel Computer Architecture”, Morgan Kaufman, 1999