

A 10 Gbps SerDes For Wireless Chip-to-chip Communication

Sangwoo Han*, Taegy Kim*, Jintae Kim**, and Jongsun Kim*

** Electronic Engineering, Konkuk University, Seoul, Korea

*School of Electronic and Electrical Engineering, Hongik University, Seoul, Korea

Abstract— This paper presents a 10 Gbps serializer/deserializer (SerDes) with a phase interpolator (PI) based clock and data recovery (CDR) circuit for high-speed and short-range wireless chip-to-chip communication. The SerDes performs 4:1 muxing and 1:4 demuxing functions. The PI-based CDR uses an 8-phase delay-locked loop (DLL) to produce a set of evenly spaced reference clock phases. The phase vernier, then transforms the 8-phases to sampling clocks for the sampler, which performs $2\times$ oversampling to recover the data from the input signal. Implemented in a 65 nm CMOS process, the proposed SerDes achieves a data rate of 10 Gbps and a recovered peak-to-peak clock jitter of 36.25 ps. The 10 Gbps SerDes occupies an active area of 0.095mm^2 and dissipates 88 mW.

I. INTRODUCTION

Recently, the Wireless Gigabit Alliance (WiGig) adopted the unlicensed 60 GHz wireless communication as the short distance, high speed wireless communication standard and IEEE announced the IEEE 802.11ad specification for 60 GHz [1]. The 60 GHz wireless communication system is capable of data rates of up to 6–10 Gbps and can satisfy bandwidth demands in portable and consumer applications. The unprecedented access to the unlicensed spectrum and the small size of the transceiver chipset make 60 GHz very attractive for many potential applications requiring ultra low power and low latency. The block diagram of a 60 GHz transceiver chipset is shown in Fig. 1. One of the challenges in the design of energy-efficient 60 GHz chipset is the implementation of a serializer and deserializer (SerDes) that can provide robust performance with low power dissipation, while maintaining a small area, low complexity, and low bit-error-rates. The power and performance of a SerDes are dependent on the clock and data recovery (CDR) circuit [2-6]. In this paper, a low-power and low-jitter SerDes for wireless chip-to-chip communication that uses a phase interpolator (PI) based digital CDR is presented.

II. PROPOSED SERDES ARCHITECTURE WITH A PI-BASED CDR

Fig. 2 shows the block diagram of the proposed SerDes.

Fig. 2(a) shows the serializer that consists of a 4-to-2 MUX and a 2-to-1 MUX. The serializer converts the 4-bit 2.5 Gbps/pin parallel data into a single 10 Gbps/pin serial data stream and send it to the RF transmitter.




Fig. 1 Wireless chip-to-chip communication chipset with a SerDes




Fig. 2. Block diagram of the proposed SerDes (a) Serializer (b) Deserializer (= digital CDR with 4-bit demultiplexed parallel output data)

Fig. 2(b) shows the block diagram of the proposed deserializer, which is actually a digital CDR with 4-bit

demultiplexed parallel output data. This PI-based CDR consists of eight data receiving samplers, a phase detector, a phase controller, a frequency divider, a phase vernier, and a 8-phase DLL. The DLL generates four differential (8 phases, $\Phi_{45} \sim \Phi_{360}$) 2.5GHz clock signals and there are four phase verniers. Each vernier select two adjacent clock signals (out of 8 phase clocks) depending on the control codes (MA[3:0], MB[3:0], C[9:1]) of the phase controller. The phase vernier consists of two multiplexers and a phase interpolator for providing infinite phase rotation. Consequentially, the phase vernier provide 8-phase sampling clocks (SCLK45 ~ SCLK360) for the eight samplers to recover the data from the input signal using $2\times$ oversampling.




Fig. 3. Layout and chip microphotograph of the proposed SerDes

III. EXPERIMENTAL RESULTS

The proposed SerDes was implemented in a 65 nm CMOS process and tested in a chip-on-board assembly. Fig. 3 shows the chip layout and the microphotograph of the proposed SerDes which occupies an active area of 0.095mm^2 . Fig. 4 shows the measured 4-bit data recovered with a PRBS-7 pattern.




Fig. 4. Measured recovered data (2.5 Gbps \times 4)




Fig. 5. Measured peak-to-peak jitter (a) Recovered clock (b) Recovered data

Fig. 5 displays the measured jitter of the recovered clock and the eye diagram of the recovered data, respectively. The peak-to-peak jitter of the clock is 21.88 ps and the peak-to-

peak jitter of the data signal is 30 ps. The estimated BER is $1e-28$ at 10 Gbps. Compared with previous CDRs shown in Table I, the proposed PI-based digital CDR achieves highest figure-of-merit (FOM) in terms of power dissipation, die area and data rate. The FOM is defined as follows.

$$\text{FOM} = \text{power dissipation(mW)} \times \text{area(mm}^2) / \text{data rate(Gbps)}$$

IV. CONCLUSION

A low-power 10 Gbps SerDes is presented that uses a PI-based digital CDR for energy-efficient short-range wireless chip-to-chip communication. The DLL-based phase-interpolating CDR performs $2\times$ oversampling to recover the data from the input signal. Implemented in a 65 nm CMOS process, the proposed SerDes achieves a measured data rate of 10 Gbps and a recovered peak-to-peak clock jitter of 21.88 ps. The SerDes occupies an active area of only 0.095mm^2 and the CDR dissipates 6.8 mW/Gbps.

ACKNOWLEDGMENT

This work (C0249896) was supported by Business for Cooperative R&D between Industry, Academy, and Research Institute funded Korea Small and Medium Business Administration in 2014. This work was also supported by the ICT R&D program of MSIP/IITP. [14-000-04-001, Development of 5G Mobile Communication Technologies for Hyper-connected Smart Services].

TABLE I. PERFORMANCE COMPARISON TABLE

	TCASII 2013 [3]	VLSI 2013 [4]	JSSC 2007 [5]	JSSC 2011 [6]	This work
Tech	90nm	90nm	0.11 μm	0.13 μm	65nm
Supply	1.2v	1v	1.2v	1.2v	1.2v
CDR Architecture	PLL-based	PLL-based	Oversamp ling	PI-based	PI-based
CDR DEMUX	1:1	1:1	1:1	1:4	1:4
Data Rate (Gbps)	12.5	5	3.2	5	10
Power Consumption (mW)	84	13.1	115	18.2	Ser : 20 Des : 68
CDR Bit energy (mW/Gbps)	6.72	2.62	35.9	3.64	6.8
Recovered Clock Jitter (Pk-pk)	-	44pS	-	52.22pS	21.88pS
Chip Area (mm ²)	0.823	0.62	0.15	0.4	0.095
FOM	5.531	1.625	5.385	1.456	0.646

REFERENCES

- [1] A. Tomkins, et al., "A 60 GHz, 802.11ad/WiGig-Compliant Transceiver for Infrastructure and Mobile Applications in 130 nm SiGe BiCMOS," in IEEE J. Solid-State Ciccuits, vol. 50, pp. 1-17, Oct. 2015.
- [2] M.-J. E. Lee, et al., "An 84-mW 4-Gb/s Clock and Data Recovery Circuit for Serial Link Applications," in Symp. VLSI Ciccuits Dig. Tech. Papers, 2001, pp. 149-152.
- [3] A. Zargaran-Yazd and S. Mirabbasi, "12.5-Gb/s Full-Rate CDR With Wideband Quadrature Phase Shifting in Data Path," in IEEE Trans. Ciccuits Syst. II, Exp. Briefs, vol. 60, no. 6, pp. 297-301, Jun. 2013.
- [4] G. Shu, et al., "A 5Gb/s 2.6mW/Gb/s Reference-less Half-Rate PRPLL-based Digital CDR," in Symp. VLSI Ciccuits Dig. Tech. Papers, 2013, pp. C278-C279.
- [5] M. van Ierssel, et al., "A 3.2 Gb/s CDR Using Semi-Blind Oversampling to Achieve High Jitter Tolerance," in IEEE J. Solid-State Ciccuits, vol. 40, no. 10, pp. 2224-2234, Oct. 2007.
- [6] S.-Y. Lee, et al., "250 Mbps-5 Gbps Wide-Range CDR With Digital Vernier Phase Shifting and Dual-Mode Control in 0.13 μm CMOS," in IEEE J. Solid-State Ciccuits, vol 46, no. 11, pp. 2560-2570, Nov. 2011