



Title			FreeSRP
Size	Number	Revision	
A4	1	2	
Date:	29/02/2016	Sheet 1 of 7	
File:	C:\Users\...\FreeSRP.SchDoc	Drawn By: Lukas Lao Beyer	

IMPORTANT:
Check out layout & stencil recommendations in datasheet


BUS/EXTERNAL POWER SELECTION




3V3: 3.30V, 0.8A




5V_TX: 5.00V, 0.2A




6V5: 6.50V, 1A




1V0: 1.00V, 4A




1V8: 1.80V, 4A




1V3_XCVR: 1.30V, 1.2A



1V3_SYNTH: 1.30V, 1.2A




1V2: 1.20V, 0.5A




Title		
Size	Number	Revision
A3	2	2
Date:	29/02/2016	Sheet 2 of 7
File:	C:\Users\...Power.SchDoc	Drawn By: Lukas Lao Bever

EXPANSION HEADERS





EXTERNAL POWER

6V REGULATED INPUT



LED INDICATORS




POWER INDICATORS












FPGA DONE













GENERAL PURPOSE



Title		
Expansion Connectors and Status LEDs		
Size	Number	Revision
A3	3	2
Date:	29/02/2016	Sheet 3 of 7
File:	C:\Users\...Connections.SchDoc	Drawn By: Lukas Lao Bever




Title			USB Interface		
Size	Number			Revision	
A3	4			2	
Date:	29/02/2016	Sheet 4 of 7			
File:	C:\Users\...USB_SchDoc	Drawn By: Luukas Lao Bever			




Title		FPGA	
Size	Number	A3	5
Date:	29/02/2016	Revision	2
File:	C:\Users\... \FPGA.SchDoc	Sheet 5 of 7	Drawn By: Luukas Lao Bever


POWER




CLOCK & MISC.




BYPASS




INTERFACE



RECEIVE



TRANSMIT



Title		
Analog Front End		
Size	Number	Revision
A3	7	2
Date:	29/02/2016	Sheet 7 of 7
File:	C:\Users\LAPE_SchDoc	Drawn By: Lukas Lao Bever