

# Development of a Digital Optical Instrument Transformer with Process Bus Interface According to IEC 61850-9-2 Standard

G. Igarashi, J. C. Santos, S. N. Junior, E. L. Pellini  
Escola Politécnica – Universidade de São Paulo, São Paulo, Brazil

**Abstract**— This article presents a prototype development of a digital optical Instrument Transformer with IEC 61850-9-2 interface. We present the main topics related to the implementation of a process bus according with IEC 61850-9 standard and a block diagram of Instrument Transformer prototype proposed. Some results from mathematical simulations and prototype testing are presented at the end of this article.

**Index Terms**—IEC 61850-9, instrument transformers, power system measurements, power system protection.

## I. INTRODUCTION

The IEC 61850 standard [1] defines requirements for implementing a real-time process bus enabling the Instrument Transformers (ITs), present at process level, to sample voltages and currents from a power system and to transmit these sampled values via process bus.

Moreover, the optical technology is an interesting way for the development of electronic ITs for voltage classes higher than 69 KV, presenting the following advantages:

- no saturation (ITs for current measurement);
- low size;
- low weight;
- high security due to electrical insulation;
- better response against electromagnetic interferences;

The possibility of joining the advantages of these two technologies with the development of an innovative IT is the main goal of this work. This article presents a summary of the main requirements of the IEC61850-9 standard to be met by an IT with process bus interface and the development of a digital optical IT prototype for measuring the high voltage of a power system that meets these requirements. Initial results are presented at the end of the article.

## II. IEC 61850 REQUIREMENTS FOR ITs WITH PROCESS BUS INTERFACE

According to [2] [3], the main requirements to be met by Intelligent Electronic Devices (IEDs) connected to a process

bus may be subdivided into five categories: variations of the IEC 61850-9 standard, process bus reliability, time synchronism, cyber security and measurement accuracy analysis. Based on these studies, an IT with IEC 61850-9 interface must meet the following recommendations:

- *variations of the standard*: the IT must meet the IEC 61850-9-2 standard requirements; the IEC 61850-9-1 standard should be discontinued in the future;

- *process bus reliability*: the IT must implement redundancy features in its network interface with zero recovery time; the most promising solutions are defined by the IEC 62439-3 standard (HSR protocol for low-cost solutions, and PRP protocol to other solutions);

- *time synchronism*: the IT must be able to synchronize its internal clock via network using the PTP protocol defined by the IEEE 1588v2 standard; 1pps format can also be accepted, to be compatible with the devices already installed;

- *cyber security*: physical protection methodologies must be applied to improve network security; implementation of signature-based methodologies, as defined in IEC 62351 standard, should be implemented in the future due to the latency of current IEDs processors;

- *measurement accuracy analysis*: the IEC 61869 standard, currently in its final stage of elaboration, will replace the IEC 60044 standard. This new standard will provide several updates, establishing new requirements to be met by electronic ITs (e.g. harmonic response, time delay, anti-aliasing filter characteristics, etc.); this information is of great importance for ITs developers, and for defining test requirements for electronic ITs with IEC 61850-9 interface.

## III. OPTICAL IT WITH IEC 61850-9 INTERFACE

Based on the chapter II recommendations, the next step was to develop a simplified block diagram of the digital optical IT prototype, as shown in Fig. 1.



Fig. 1. Block diagram of the digital optical IT with process bus interface

The IT design is based on researches performed in [4] [5] to develop an Optical Digital Voltage Transformer prototype with process bus interface according to the IEC 61850-9 standard. First, the high voltage is applied to the *interferometer high voltage sensor*, as shown in Fig. 2.




Fig. 2. Block diagram of electro-optical unit

It consists of a Pockels sensor, based on White Light Interferometer (WLI), which modulates the optical signal emitted by a Super Luminescent Diode (SLD block) according to the high voltage waveform applied. In the next step, the optical signal has its optical path difference compensated by a second interferometer (*interferometer regenerator* block), and thereafter, it is detected by a photo-detector (DET block) and sent to the *signal processing unit* block, as shown in Fig. 3.




Fig. 3. Block diagram of signal processing unit

According to [4] [5], signal  $I_d(t)$  can be expressed by:

$$I_d(t) = I_{d0} \left\{ 1 + \frac{1}{2} \cos[\phi_1 \sin \omega_1(t) + \phi_2 \sin \omega_2 t] \right\} \quad (1)$$

$\phi_1$  e  $\phi_2$  are the optical phase delays electrically introduced by the *interferometer high voltage sensor* and *regenerator interferometer*, respectively. Fig. 4 shows an example of signal  $I_d(t)$  modulated by a high sinusoidal voltage applied on the *interferometer high voltage sensor*, considering  $\omega_2 = 16\omega_1$ ,  $\phi_1 = 0,5$  and  $\phi_2 = \pi/2$ , where  $\omega_1 = 2\pi f_1$ ,  $f_1$  is the high voltage frequency applied to sensor and  $T_1 = 1/f_1$  its period. Similarly,  $\omega_2 = 2\pi f_2$  and  $T_2 = 1/f_2$ .




Fig. 4.  $I_d(t)$  signal example

Signal  $I_d(t)$  is applied into the transimpedance amplifier  $I/V$ , which converts the current signal  $I_d(t)$  into a corresponding voltage signal  $V_d(t)$ . Following the conditions imposed in [4] [5], signal  $V_d(t)$  can be discretized into samples through an analysis of a set of valley values ( $V_{v1}$  and  $V_{v2}$ ) and peak value ( $V_p$ ) of signal  $V_d(t)$ , as shown in Fig. 5.




Fig. 5. Expansion, in time domain, with transimpedance amplifier output signal between 0 and  $T_2$ .

In this situation, the value of one high voltage sample may be obtained through the expression:

$$\phi_1(t) \Big|_{\phi_2 = \pi/2} = \arcsin \left( \frac{V_{v2} - V_{v1}}{V_o} \right) \quad (2)$$

Following the block diagram of Fig. 3, *oscillator, circuit controlling and thermal drift control* block has a thermally stable oscillator, responsible for generating the electrical

signal  $V_2(t)$ , which is applied to the *electro-optical unit* block. This block also sends control signals to sample-and-holder circuits of the *signal conditioners and sync detectors* block, so that they can sample synchronous voltages  $V_{V1}$ ,  $V_{V2}$  and  $V_P$ . Before being applied to the sample-and-holder circuits, high frequencies components of signal  $Vd(t)$  are eliminated by anti-aliasing filters inside the *signal conditioners and sync detectors* block. Then, voltages  $V_{V1}$ ,  $V_{V2}$  and  $V_P$  are digitized by analog-to-digital converters inside the *ADC* block in order to be read by the *CPU* block, as shown in Fig. 6.




Fig. 6. Block diagram of CPU and network interface

In *CPU* block, high voltage signal samples, time synchronism and construction of network message are processed. This message is sent via process bus through *network interface* block. The IEC 61850-9-2 standard defines that a high voltage signal must be sampled, digitized and transmitted via process bus through specific messages called Sample Value Messages (*SV Messages*). These samples are performed in a synchronous way according to a time base defined, or by the IEEE 1588v2 standard, or by 1pps format (for legacy devices), as shown in Fig. 7, below.




Fig. 7. SV Message timestamp example considering 50Hz for power system frequency, 1pps sync and 80 samples/cycle

The representation of the moment when the samples are made is performed by a sample counter (*SmpCnt*), whose value is incremented at each sample and inserted into the *SV Message*. This counter returns to zero at every transition of a new second. The IEC 61850-9-2 standard defines two sample rates: 80 samples/cycle (for protection purposes) and 256 samples/cycle (for measurement purposes). The IEC 61850-5 standard defines three performance classes applied to time synchronism of ITs, according to Tab. 1.

TABLE I  
Time performance classes for ITs

Time performance class	Accuracy ( $\mu$ s)	Reference	
T3	$\pm 25$	P1	
T4	$\pm 4$	P2	M1
T5	$\pm 1$	P3	M2/3

According to the IEEE 1588v2 standard, there are three possible points to perform the measurement of sync messages timestamps, as shown in Fig. 8. Implementations performed [6] point out that the accuracy achieved by timestamp measurement at *point A* is better than 10ns; at *point B*, it is between 10ns ~ 10 $\mu$ s; and at *point C*, it is worse than 10 $\mu$ s. Therefore, a microcontroller with internal IEEE1588 hardware located at *point B* will be used, which should be sufficient to at least meet the *T3 class* requirements.




Fig. 8. Timestamp measuring points according to IEEE 1588v2

Since the sampling process of the high voltage signal begins at the instant the sample-and-holder circuits (inside the *signal processing unit*) perform their samples, and these samples are triggered synchronously by a high precision oscillator, it is necessary to synchronize the entire process according to the time base defined. Because the high precision oscillator allows resynchronization via an external 1pps pulse, and the microcontroller internally has an IEEE1588 hardware with dedicated 1pps output, the 1pps pulse will be used to resynchronize the high precision oscillator. The initial sampling rate proposed is 256 samples/cycle. Based on (1) and (2), it can be concluded that the precision oscillator must be set at the same frequency as the sampling, therefore, 12800Hz (for a 50Hz power system frequency).

#### IV. INITIAL RESULTS

Papers [4] [5] developed initial prototypes of an *electro-optical unit* and *signal processing unit*. Fig. 9 presents a prototype image of the *interferometer regenerator* used in the *electro-optical unit* block.




Fig. 9. Interferometer regenerator prototype


Using *Matlab*, some mathematical simulations were performed, in order to estimate the error introduced during the calculation of the samples of the high voltage applied. According to (2), each sample is calculated by analyzing a set of valley ( $V_{V1}$  and  $V_{V2}$ ) and peak ( $V_p$ ) values. Ideally, each sample would be generated without error in a situation in which the high voltage measured did not change in the time interval between two valleys. For an oscillation frequency of 12800Hz, the time interval is about 78.1 $\mu$ s. In practice, for a high voltage signal of 50Hz frequency, this does not occur, which causes an error. To compensate it, two hypotheses were formulated. From the application of a high voltage reference signal for IT calibration:

- The sample value calculated is assumed not to have any magnitude error, but it was sampled at a given time with an error of  $\pm\Delta t$ , if compared with the correct time instant; therefore, it is possible to correct this sample by adjusting its sampling time;
- The sample value is assumed to have been sampled at a given time, without any timing error, but it has magnitude error; therefore, it is possible to correct this sample by adjusting a gain  $G$ .

For the simulations, (b) was adopted to prioritize a better time control of samples, taking into consideration the high timing requirements shown in Tab. 1. The sampling time adopted was  $T_2/2$ , according to Fig. 5. Signal  $Vd(t)$  adopted agrees with the example in Fig. 5. The results show that each sample error is not constant, and the distribution of errors depends on the gain value. In order to better adjust the gain, which minimizes the magnitude errors of samples, the Least Squares Method was used. The sum of quadratic errors, accumulated by 256 samples generated from a 50 Hz period of high voltage signal, may be expressed as:

$$S = \sum_{i=1}^{256} (y_i - G x_i)^2 \quad (3)$$

where  $S$  is the sum of errors,  $y_i$  is the high voltage signal measured,  $x_i$  is the signal sampled by (2) and  $G$  is the adjusted gain. For several  $G$  values, the following  $S$  values were obtained, as shown in Fig. 10.

Fig. 10. Accumulated errors according to gain  $G$  adjusted

The better gain adjust occurs when:

$$\frac{dS}{dG} = \sum_{i=1}^{256} 2 (y_i - G x_i) (-x_i) = 0 \quad (4)$$

which resulted in a  $G$  value of 1.528, approximately.

According to the IEC 61869-9 standard, which is in its final stage of elaboration, the amplitude and phase displacement errors are represented by a phasor  $\tilde{\epsilon}_{(s)}$  [7]. This phasor is calculated using a full cycle Discrete Fourier Transform on the difference between its samples and those of a reference instrument transformer, divided by the RMS value of the reference signal, as shown in (5).

$$\tilde{\epsilon}_{(s)} = \frac{\frac{\sqrt{2}}{N} \sum_{n=0}^{N-1} (i_{X(s-n)} - i_{R(s-n)}) e^{2\pi \sqrt{-1} k (s-n)/N}}{\sqrt{\frac{1}{N} \sum_{n=0}^{N-1} [i_{R(s-n)}]^2}} \cdot 100\% \quad (5)$$

For gain  $G$  calculated, both errors were close to zero.

## V. CONCLUSIONS

This article presented a prototype of a digital optical IT for high voltage metering with IEC 61850-9-2 interface. The Pockels sensors, based on LWI, applied for measuring high voltage from power system showed to be promising. Initial prototypes of an *electro-optical unit* block and a *signal processing unit* block have been developed and presented satisfactory results. The calculation process used to obtain the samples values was improved using the Least Squares Method, reducing errors due to the measurement of high voltage sinusoidal signals. Future studies will be conducted in order to implement redundancy of communication channel and signature of *SV Messages* sent via process bus.

## VI. REFERENCES

- [1] *Communication networks and systems in substation*, IEC 61850 Standard, 2013;
- [2] G. Igarashi, E. L. Pellini and J. C. Santos, "Estudo da Norma IEC 61850-9: Desafios para a implementação de um barramento de processo em tempo real", presented at the XV ERIAC, 2013;
- [3] G. Igarashi, J. C. Santos, "Challenges to the Implementation of a Real-Time Process Bus According to IEC 61850-9", ISGT Europe, 2014;

- [4] J. C. J. Almeida, J. C. Santos, "Demodulação Coerente do Sinal de Saída de Transformador de Potencial Óptico", *IEEE Latin America Transactions*, Vol. 3, No. 5, pp. 423-428, Dec. 2005;
- [5] J. C. Santos, "Contribuições para o desenvolvimento de transformadores de potencial a fibras ópticas (TPs ópticos) aplicáveis em sistemas elétricos de potência", Tese de Livre Docência, EPUSP, 2009;
- [6] Industrial Ethernet PHY Reference Guide, Texas Instruments, 2012;
- [7] *Instrument Transformers - Part 9: Digital interface for instrument transformers*, IEC 61869-9 Standard (draft), 2011.

## VII. BIOGRAPHIES

**Gilberto Igarashi** was born in São Paulo, Brazil. He received his MS degree in Electrical Engineering from the Universidade de São Paulo, São Paulo, Brazil, in 2008. He is currently working toward his Ph.D. degree at the Universidade de São Paulo, São Paulo, Brazil. He is a Development Engineer for Pextron Controles Eletrônicos in São Paulo, Brazil. He is a Full Professor at the Instituto Federal de Educação, Ciência e Tecnologia de São Paulo, São Paulo, Brazil. His research interests are protection and automation of power systems.

**Josemir Coelho Santos** was born in São Paulo, Brazil. He received his MS degree in Electrical Engineering from the Universidade de São Paulo, São Paulo, Brazil, in 1993 and his Ph.D. degree in Electrical Engineering from The University of Tokyo, Tokyo, Japan, in 1997. He is a Professor at the Universidade de São Paulo in São Paulo, Brazil. His research interests are high voltage, optical fiber sensors and optical measurements.

**Shiguero Nagao Junior** was born in São Paulo, Brazil. He was granted a degree in Electrical Engineering by Universidade Nove de Julho, in 2012. He is currently working toward his MS degree at the Universidade de São Paulo, São Paulo, Brazil. He is a researcher for Laboratório de Sensores Ópticos at the Universidade de São Paulo, Brazil. His research interests are nanotechnology and power and energy systems.

**Eduardo Lorenzetti Pellini** was born in São Paulo, Brazil. He received his MS degree in Electrical Engineering from the Universidade de São Paulo, São Paulo, Brazil, in 2005 and his Ph.D. degree in Electrical Engineering from the Universidade de São Paulo, São Paulo, Brazil, in 2010. He is a Professor at the Universidade de São Paulo in São Paulo, Brazil. Some research interests are hardware and software applications for power systems and smart grids and protection/automation of power systems with IEC 61850.