

# Integrated Phase Locked Loop and ILFD with VCO for Robotics Transmitter

Wen-Cheng Lai

**Abstract**—This article presents phase locked loop (PLL) using frequency expansion technique. The oscillator uses a cross-coupled nMOSFET pair in shunt with the LC-resonator. The wide locking range divide-by-2 RLC injection-locked frequency divider (ILFD) is based on a cross-coupled oscillator. The RLC resonator is used to extend the locking range so that dual-band locking ranges can be merged in one locking range at both low and high injection powers. By utilizing pulse interpolation, the proposed architecture is capable of suppressing high-order harmonics of the reference spur as well as fundamental spur. Varactors in series with inductors are used to tune the oscillator frequency. In robotics implementation, a four-stage pulse interpolator achieves 6-dB additional spur suppression.

## I. INTRODUCTION

Periodic disturbance on the input of the voltage-controlled oscillator (VCO) in a PLL generates large reference-spur and spur harmonics, these spurs are mixed with various interferers leading to degradation of the overall system performance [1]. Therefore, research of suppressing reference spur is very popular recently [2]. Fig. 1 shows block diagram of a conventional phase locked loop [3]. The architecture using frequency expansion is shown in Fig. 2. Divide-by-2 injection-locked frequency dividers (ILFDs) [4–6] are a popular functional block in high-speed phase locked loops and other wireless transceivers. In the past, many divide-by-2 ILFD have been proposed. The injection device in an ILFD can be in series with cross-coupled transistor, and the popular ILFD is designed with a direct-cross-coupled VCO with a direct-injection MOSFET in shunt with a parallel LC resonator [4]. A dual-resonance resonator  $\div 2$  ILFD [7, 8] has been shown to have two non-overlapped locking ranges at a fixed bias condition, and the locking range has the dual-band property.

## II. INTEGRATED CIRCUITS DESIGN

### A. Phase Locked Loop




Fig.1. Schematic of a conventional PLL.

Fig. 2 shows the schematic of proposed PLL using frequency expansion technique. The PLL consists of VCO, loop filter,

charge pump, phase-frequency detector (PFD), lock detector (LD), pulse-interpolator (PI), differential-single-ended converter,  $\div 60$  frequency divider, and differential cascode voltage switch logic with resistive enhancement (DCVSL-R) [9] divider.




Fig.2. Block diagram of proposed PLL with pulse-interpolator (PI).

### B. Proposed VCO

Fig. 3 is the designed circuit of CMOS VCO. ( $M_1, M_2$ ) is the cross-coupled pair with capacitors ( $C_1, C_2$ ) are capacitive cross-coupled transistors, which are used to generate negative resistance and neutralize the energy loss of the LC-resonator.




Fig.3. Schematic of the designed VCO.

### C. Injection-locked Frequency Divider

Fig. 4 shows the schematic of the proposed  $\div 2$  LC ILFD, which is composed of an injection MOS and a voltage controlled oscillator (VCO) consisted of a RLC resonator and a cross-coupled pair ( $M_1, M_2$ ) to generate negative resistance to compensate for the resistive RLC-tank loss. Transistor  $M_3$  is the injection MOSFET with a dc gate bias  $V_{inj}$ . An injection signal is ac-coupled to the gate of  $M_3$ . Transistors ( $M_5, M_4$ ) are buffers biased at  $V_{buf}$  through bonding wires. The RLC resonator consists of the inductors  $L_1$  ( $L_2$ – $L_5$ ), resistors ( $R_1$ – $R_4$ ), varactors ( $Cv_1$ – $Cv_4$ ) and parasitic active capacitor  $C_p$ , which is across the drains of the switching pair. The voltages  $V_{T1}$  and  $V_{T2}$  are used to vary the capacitance of varactors. The voltage  $V_{T1}$  and  $V_{T2}$  are applied to the varactors through the bonding wires. The RLC resonator has three resonant frequencies, and depending upon the bias condition and

component values, the ILFD can have the property of second-order resonator, fourth-order resonator or sixth-order resonator. The nonlinear analysis of a dual-band double-tuned LC VCO [10] is helpful for the understanding of ILFD operation.




Fig. 4. Schematic of the  $\div 2$  proposed ILFD

### III. MEASURED RESULTS

Table II illustrates performance comparison of PLLs. Integrated design of phase locked loop and ILFD with VCO for robotics wireless transmitter as shown in Fig. 5.

TABLE I. PERFORMANCE COMPARISON OF PLLS

Ref.	Tech. ( $\mu\text{m}$ )	Phase Noise(dBc/Hz) @1MHz offset	V <sub>DD</sub> (V)	P <sub>diss</sub> (mW)	Size (mm <sup>2</sup> )	Ref Spur (dBc)
[11]	0.18	-122.4*	1.8	7*	0.86	--
[3]	0.18	-106	0.6	14.4	1.68	-39.83
[9]	0.18	-95	1.8	8.3*	0.56	-40
[2]	0.18	-	1.8	29.7	-	-
<b>This</b>	0.18	-113.2	1.8	24.2	0.72	-43.37

\* ONLY VCO




Fig.5. Integrated block of design for AI robotics wireless transmitter

### IV. CONCLUSIONS

This article presents a 1.8V phase locked loop (PLL) using frequency expansion technique, which has been successfully implemented in the TSMC 0.18 $\mu\text{m}$  CMOS process. The PLL uses pulse-interpolator and lock detector to ensure lower spur at reference frequency offset by using the frequency expansion technique. The output frequency is 2.3GHz and reference spur

is -43.97dBc @40MHz offset. The design of a wide-locking range divide-by-2 LC-tank RLC ILFD circuit has been presented via simulation and experimental study has wide locking range at both low and high injection powers because of using dual resonance phenomena. The ILFD has dual-band locking ranges and the role of R is used to degrade the quality factor of resonator and to widen the locking range and overlap the two locking ranges [12]-[15]. This approach is highly valuable for reliable RF circuit design particularly at low injection power. Integrated design of phase locked loop and ILFD with VCO for robotics wireless transmitter. The robotics can support natural computation through wireless transmitter for artificial intelligence (AI) application.

### REFERENCES

- [1] B. Razavi, "Challenges in the design of frequency synthesizers for wireless applications," in *Proc. IEEE Custom Integr. Circuits Conf.*, 1997, pp. 395–402.
- [2] J. Choi, W. Kim, and K. Lim, "A spur suppression technique using an pulse-interpolator for a charge-pump PLL," *IEEE Trans. Very Large Scale Internatio(VLSI) SYS*, Vol. 20, No. 5, May 2012.
- [3] C. T. Lu, H. H. Hsieh and L. H. Lu, "A low-power quadrature VCO and its application to a 0.6-V 2.4-GHz PLL," *IEEE Trans. Circuits and Systems I: Regular Papers*, pp. 793-802, April 2010
- [4] Buonomo A, Lo Schiavo A, Asfandyar Awan M, Asghar MS, Kennedy MP., "A CMOS injection-locked frequency divider optimized for divide-by-two and divide-by-three operation," *IEEE Transactions on Circuits and Systems*, 60-I(12), 3126–3135, 2013.
- [5] Plessas F, "A study of superharmonic injection locking in multiband frequency dividers," *International Journal of Circuit Theory and Applications*, 39:397–410, 2011.
- [6] Buonomo A, Lo Schiavo, "A. Nonlinear dynamics of divide-by-two injection-locked frequency dividers in locked operation mode," *International Journal of Circuit Theory and Applications*, 42(8), 794–807, 2013.
- [7] Jang S-L, Wu Z-H, Hsue C-W, Teng H-F., "Wide-locking range dual-band injection-locked frequency divider," *Microwave and Optical Technology Letters*, 55(10), 2333–2337, 2013;.
- [8] Jang S-L, Huang L-Y, Hsue C-W, Huang J-F., "Injection-locked frequency divider using injection mixer DC-biased in sub-threshold," *IEEE Microwave and Wireless Components Letters*, 25(3), 193–195, 2015.
- [9] D. Z. Turker, S. P. Khatri and E. S. Sinencio, "A DCVSL delay cell for fast low power frequency synthesis applications," *IEEE Trans. Circuits and Systems I: Regular Papers*, pp. 1225-1238, June 2011.
- [10] Buonomo A, Lo Schiavo A., "Analysis and design of dual-mode CMOS LC-VCOs," *IEEE Transactions on Circuits and Systems I*, 62, 1845–1853, 2015.
- [11] M.V. Krishna, J. Xie, M.A. Do, C. C. Boon, K. S. Yeo and A. V. Do, "A 1.8-V 3.6-mW 2.4-GHz fully integrated CMOS frequency synthesizer for IEEE 802.15.4," *VLSI System on Chip Conference (VLSI-SoC)*, pp.387-391, Sep. 2010.
- [12] S.-L. Jang, Y.-J. Chen, C.-H. Fang and W.-C. Lai, "Enhanced Locking Range Technique for Frequency Divider Using Dual-Resonance RLC Resonator," *Electronics Lett.*, pp.1-2, vol. 51, no. 23, 15 Oct. 2015.
- [13] S.-L. Jang, Y.-Y. Liu, C.-H. Fang, W.-C. Lai and M.-H. Juang, "Divide-by-2 LC Injection-Locked Frequency Divider with Wide Locking Range at Low and High Injection Powers," *International Journal of Circuit Theory and Application*, 27 Apr. 2016.
- [14] W.-C. Lai, S.-L. Jang, and Y.-Y. Liu and M.-H. Juang, "A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4<sup>th</sup> - Order Resonators," *Journal of Semiconductor Technology and Science*, vol. 16, no. 4, pp.1961-1964, Aug. 2016.
- [15] S.-L. Jang, C.-T. Hung, Y.-R. Huang, W.-C. Lai and M.-H. Juang, "Wide-Band Varactorless Dual-Resonance Divide-by-4 Injection-Locked Frequency Divider," *Microwave and Optical Technology Letters*, vol. 59, issue 7, pp.1503-1507, Jul. 2017.