

# A Well-Arranged FIFO-Storage Distribution Design Plan for Fully Supporting 50 Different FFT Sizes in 3GPP-LTE Communication Applications

Xin-Yu Shih, Hong-Ru Chou, and Jun-Jiang Chen

Department of Electrical Engineering, National Sun Yat-sen University

Kaohsiung, Taiwan, 80424, R.O.C

xyshih@mail.ee.nsysu.edu.tw

**Abstract**—This paper presents a FIFO-Storage distribution design plan, which is an efficient FIFO arrangement for fully supporting 50 different FFT sizes pre-defined in 3GPP-LTE communication systems. Up to now, it is a first possible solution to deal with 50 various FFT sizes simultaneously. The total FIFO-storage length of our FIFO distribution plan needed is the same as the requirements of a purely single-mode SDF-based FFT design with 8192 points. By utilizing 20 distributed FIFO sub-banks and suitable switch-controlling scheme on each FIFO reading/writing length access, the FIFO-storing can be easily realized without any main FIFO-bit circuit overhead.

**Keywords**—FIFO storage, Arrangement, Distribution, FFT, 3GPP-LTE applications.

## I. INTRODUCTION

Fast Fourier Transform (FFT) is a popular design tool to transform time-domain signals to frequency domain both in algorithm-researching and architecture-developing worlds. In order to face very different wireless transmitted environments, current 3GPP-LTE standard [1] has defined 50 various FFT sizes and up to 8192 FFT points ( $N=8192$ ). The challenge is how to make an efficient plan for arranging the data storage of these 50 different FFT-size situations in hardware circuit. Thus, we propose a well-arranged FIFO-Storage distribution design plan. The advantage is that the main FIFO-bit hardware resource needed is the same as the data storage in a purely single-mode SDF-based [2]-[4] FFT design with  $N=8192$ .

## II. PROPOSED FFT-STORAGE DISTRIBUTION DESIGN PLAN

All FFT points ( $N$ ) pre-defined in 3GPP-LTE applications are not limited to the power of 2. Instead, it includes the mixed powers of 2, 3, and 5, building up 50 different FFT sizes and a maximum FFT length of  $N=8192$ . The combination variety results in the hardware design difficulty, especially for the FIFO data storage. Therefore, we propose a multi-mode FFT system block diagram, as depicted in Fig. 1. It is basically based on single-path delay feedback (SDF) FFT hardware structure and encapsulated to separate into 2 portions.

The first portion indicates the main FFT-computing. There are 3 processing kernel engines (PKEs), such as PKE-1, PKE-2, and PKE-3, executing 2, 8, and 20 configuration types (different radix bases), respectively. PKE-3 circuit is constructed according to radix-5<sup>2</sup> based FFT-operation. By

reconfigurable design principles, PKE-3 can operate the configuration types of radix-2<sup>k</sup>, radix-3<sup>k</sup>, radix-3x2<sup>k</sup>, radix-5x3<sup>k</sup>, and radix-3<sup>2</sup>x2. Besides, PKE-2 is considered as a reduced form of PKE-3 whereas PKE-1 is treated as a simplified circuit of PKE-2 further. The configuration types supported by 3 PKEs are listed in more details in TABLE I.




Fig. 1 Proposed multi-mode FFT system block diagram.

TABLE I. TYPES SUPPORTED BY PKE-1, PKE-2, AND PKE-3.

Type Index	Radix-5 <sup>X</sup> 3 <sup>Y</sup> x2 <sup>Z</sup>			Types Supported			Type Index	Radix-5 <sup>X</sup> 3 <sup>Y</sup> x2 <sup>Z</sup>			Types Supported		
	X	Y	Z	PKE-1	PKE-2	PKE-3		X	Y	Z	PKE-1	PKE-2	PKE-3
CT17	0	0	7			V	CT35	0	1	5			V
CT16	0	0	6			V	CT34	0	1	4			V
CT15	0	0	5			V	CT33	0	1	3			V
CT14	0	0	4		V	V	CT32	0	1	2		V	V
CT13	0	0	3		V	V	CT31	0	1	1		V	V
CT12	0	0	2	V	V	V	CT42	2	0	0			V
CT11	0	0	1	V	V	V	CT41	1	0	0			V
CT23	0	3	0			V	CT52	1	2	0			V
CT22	0	2	0		V	V	CT51	1	1	0			V
CT21	0	1	0		V	V	CT6	0	2	1			V

The second portion is our main design focus/spotlight, which is the data storage with the signals to/from PKEs. In the constructing structure, we divide all of FIFO-storage into 20 distributed FIFO sub-banks [see Fig. 2]. All of FIFO sub-bank sizes are designed as the power of 2. The reasons are not only regular SRAM configuration setting, but also easy controlling. The notation of ( $L$ ) denotes the specified distributed FIFO sub-bank with a size of  $L$ . Different colors indicate different FIFO sizes. F-1 ~ F-3 have sizes of 1 and are always in “turn-on” state for PKE-1. F-4 ~ F-9 are for PKE-2 while F-10 ~ F-20 are for PKE-3. Our proposed FIFO-Storage distribution design plan has a total FIFO length of 8191, which is identical to a single-mode  $N=8192$  SDF-FFT design needed. It represents that we have no main FIFO-bit hardware overhead.




Fig. 2 Hardware design of proposed FIFO-storage distribution design plan.

TABLE II. FIFO READING/WRITING LENGTH ACCESS STATUS OF DISTRIBUTED FIFO SUB-BANKS: F-4 ~ F-9.

Configuration Type of PKE-2			FIFO-Length Access for FIFO Sub-banks					
Notation	k Values	Meaning	F-4	F-5	F-6	F-7	F-8	F-9
CT1 <sub>k</sub>	1 - 4	Radix-2 <sup>k</sup>	4	4 (k > 1)	4 (k > 1)	16 (k > 2)	16 (k > 3)	16 (k > 3)
CT2 <sub>k</sub>	1 - 2	Radix-3 <sup>k</sup>	OFF	4	4	OFF	12 (k = 2)	12 (k = 2)
CT3 <sub>k</sub>	1 - 2	Radix-3x2 <sup>k</sup>	4	4 (k = 2)	4 (k = 2)	OFF	2 <sup>k+2</sup>	2 <sup>k+2</sup>

[Note] (condition) : FIFO sub-bank is activated with specified length if meeting the condition.

TABLE III. FIFO READING/WRITING LENGTH ACCESS STATUS OF DISTRIBUTED FIFO SUB-BANKS: F-10 ~ F-20.

Configuration Type of PKE-3			FIFO-Length Access for FIFO Sub-banks										
Notation	k Values	Meaning	F-10	F-11	F-12	F-13	F-14	F-15	F-16	F-17	F-18	F-19	F-20
CT1 <sub>k</sub>	1 - 7	Radix-2 <sup>k</sup>	64	64 (k > 1)	64 (k > 1)	256 (k > 2)	256 (k > 3)	256 (k > 3)	1024 (k > 4)	1024 (k > 5)	1024 (k > 5)	2048 (k > 6)	2048 (k > 6)
CT2 <sub>k</sub>	1 - 3	Radix-3 <sup>k</sup>	OFF	L <sub>a</sub>	L <sub>a</sub>	OFF	3 <sup>k</sup> L <sub>a</sub> (k > 1)	3 <sup>k</sup> L <sub>a</sub> (k > 1)	OFF	OFF	OFF	9 <sup>k</sup> L <sub>a</sub> (k > 2)	9 <sup>k</sup> L <sub>a</sub> (k > 2)
CT3 <sub>k</sub>	1 - 5	Radix-3x2 <sup>k</sup>	64	64 (k > 1)	64 (k > 1)	256 (k > 2)	256 (k > 3)	256 (k > 3)	1024 (k > 4)	OFF	OFF	2 <sup>k+6</sup>	2 <sup>k+6</sup>
CT4 <sub>k</sub>	1 - 2	Radix-5 <sup>k</sup>	OFF	L <sub>b</sub>	L <sub>b</sub>	OFF	L <sub>b</sub>	L <sub>b</sub>	OFF	5 <sup>k</sup> L <sub>b</sub> (k = 2)	5 <sup>k</sup> L <sub>b</sub> (k = 2)	5 <sup>k</sup> L <sub>b</sub> (k = 2)	5 <sup>k</sup> L <sub>b</sub> (k = 2)
CT5 <sub>k</sub>	1 - 2	Radix-5x3 <sup>k</sup>	OFF	L <sub>a</sub>	L <sub>a</sub>	OFF	3 <sup>k</sup> L <sub>a</sub> (k = 2)	3 <sup>k</sup> L <sub>a</sub> (k = 2)	OFF	3 <sup>k</sup> L <sub>a</sub>	3 <sup>k</sup> L <sub>a</sub>	3 <sup>k</sup> L <sub>a</sub>	3 <sup>k</sup> L <sub>a</sub>
CT6	none	Radix-3 <sup>2</sup> x2	64	OFF	OFF	OFF	128	128	OFF	OFF	OFF	384	384

[Note] Parameter List : L<sub>a</sub> = {24, 32, 36, 48, 64}, L<sub>b</sub> = {12, 24, 36, 48}

In addition, the design specialty is that we add six extra controllable switches (SW1 ~ SW6) among certain distributed FIFO sub-banks to fulfill overall data-storing tasks needed. Take SW1 for design examples. While SW1=1, F-5 and F-6 are connected together, forming a larger data-storing space. The according input and output ends are FI 5 and FO 6, respectively. On the contrary, F-5 and F-6 independently operate while setting SW1=0. The other controllable switches also have analogous circuit behaviors. Most important of all, we can flexibly adjust FIFO reading/writing length access of each FIFO sub-banks for the requirements of each PKE circuit. TABLE II illustrates that each of F-4 ~ F-9 is set as "ON" or "OFF" according to the actual configuration types of PKE-2. Also, it determines the corresponding length access for correct processing. Besides, TABLE III shows the status of F-10 ~ F-20, highly depending on the practical configuration-type setting of PKE-3. Consequently, we can successfully achieve the data-storage missions for all of 50 FFT-size situations.

### III. CONCLUSION

For dealing with 50 different FFT sizes pre-defined in 3GPP-LTE communication systems, we propose an efficient arrangement of FIFO-storage distribution design plan.

### REFERENCES

- [1] <http://www.3gpp.org/technologies/keywords/acronyms/98-lte>
- [2] S. He, and M. Torkelson, "A new approach to pipeline FFT processor," in *Parallel Processing Symposium, 1996., Proceedings of IPSP'96, The 10th International*, apr 1996, pp. 766 -770.
- [3] Y. S. Algnabi, F. A. Aldaamee, R. Teymourzadeh, M. Othman, and M. S. Islam, "Novel architecture of pipeline Radix 2<sup>2</sup> SDF FFT Based on digit-slicing technique," in *10th IEEE International Conference on Semiconductor Electronics (ICSE)*, September 2012, pp. 470-474.
- [4] T. Adiono, M. S. Irsyadi, Y. S. Hidayat, and A. Irawan, "64-point fast efficient FFT architecture using Radix-2<sup>3</sup> single path delay feedback," in *International Conference on Electrical Engineering and Informatics*, August 2009, vol. 02, pp. 654-658.