

ADC and PLL for Optical Sensors in Depth and Virtual Reality Augmented Reality Applications

Wen-Cheng Lai* and S. Aytac Korkmaz

Abstract—In this article a successive approximation register (SAR) analog-to-digital converter (ADC) and phase locked loop (PLL) implemented in tsmc 0.18-um CMOS process is presented for optical sensors in depth camera through virtual reality (VR) and augmented reality (AR) applications. By applying V_{cm} -based switching method that reduces switching power of the DAC, the proposed SAR ADC with phase locked loop design uses less capacitor in the DAC array. The proposed PLL with a complementary crossed-couple LC-tank voltage-controlled oscillator (VCO) and a mixed design of current mode logic (CML) and true single phase clock (TSPC) logic in the frequency divider.

I. INTRODUCTION

SAR ADC is a very popular selection for low speed, high resolution applications primarily cause by low consumption and its digital nature [1]-[2]. Many literatures have been done on reducing the switching power such as a split-capacitor technique to make the switching power required to charge up a capacitor from ground to V_{ref} the same for both “down” and “up” transitions of the DAC [3]. The split-capacitor technique provides 37% savings in switching power over a conventional SAR. Literature uses an energy saving technique in combination with capacitor splitting, to achieve 56% savings in switching power [4] and a similar V_{cm} based switching and achieves 88% savings in switching power [5]. The proposed ADC circuit design adopts V_{cm} -based monotonic switching procedure. The three reference voltage levels and monotonic capacitor switching scheme result in a low consumption SAR ADC can support VR and AR head mount applications. The fully differential architecture achieves good common-mode noise rejection. The proposed ADC and PLL arrange to support RGB-D functions for optical sensors in 3D camera by depth camera are shown in Fig. 1




Fig. 1. The proposed optical sensors in 3D camera.

II. ARCHITECTURE OF SAR ADC AND PLL

Fig. 2 shows the proposed SAR ADC architecture. The architecture of PLL mainly consists of a phase/ frequency

detector (PFD), a charge pump (CP) [6], a third-order loop filter and a VCO [7] in the feed-forward path and a frequency divider in the feedback path, as shown in Fig. 3. The PFD detects the phase error between the reference signal F_{REF} and the feedback signal F_{DIV} . The digital output signals of PFD control the VCO circuit through the CP circuit and the loop filter. The VCO is proportional to the filter output level and then connected to both frequency divider and output terminal.




Fig. 2. The proposed SAR ADC architecture.




Fig. 3. Architecture of the proposed PLL.

III. MEASURED RESULTS

The SAR ADC and PLL were implemented in a 0.18 μm CMOS process (nominal VDD is 1.8V), and fabricated through the Taiwan Semiconductor Manufacturing Company (TSMC) in a single poly, 6-metal process, including MIM capacitor and Deep N-Well layer options. DNL and INL are influenced by capacitor array layout in DAC significantly and can be limited by routing of the DAC and capacitor mismatch after fabrication. SFDR values versus the sampling frequency and input frequency respectively [8]-[10]. The proposed an integer-N phase-locked loop (PLL) achieves a tuning range of 1460 MHz from target frequency corresponding to 14.6% and a phase noise of -113.47 dBc/Hz at an offset frequency of 1 MHz from the carry frequency. The simulated locking time is lower than 3.0 μs and smallest power consumption of 39 mW with third-order low-pass filter. The proposed SAR ADC and

PLL integration for optical sensors in depth camera through natural computation. The optical sensors can support time of flight (ToF) technology to measure depth picture.




Fig. 4 The measured chief ray angle (CRA) in proposed optical sensors.




Fig. 5. The measured depth results with ISO12233 test chart by Measure.




Fig. 6. The Measure illustrates the measured depth results in depth camera.



Fig. 7. The proposed design in depth camera for virtual reality and augmented reality application.

Fig. 4 illustrates the measured chief ray angle (CRA) of analog-to-digital converter and phase locked loop in proposed optical sensors. The measured distance results with ISO12233 testing chart by “Measure App” are shown in Fig. 5. The “Measure App” illustrates the measured depth results of analog-to-digital converter and phase locked loop of depth sensor by time of flight technology in proposed depth camera are shown in Fig. 6. Fig. 7 illustrates the mixed and augmented

photo through natural computation by point cloud in depth camera for virtual reality and augmented reality applications.

IV. CONCLUSIONS

A SAR ADC and PLL were proposed in depth camera for virtual reality and augmented reality application. The proposed integrated optical sensors structure of the used comparator is a two-stage dynamic comparator. Besides, the asynchronous control logic increases the conversion rate. Using the Vcm-based switching method decrease the capacitor DAC area compares to the conventional SAR ADC. The experiment results demonstrate the performance of the SAR ADC and PLL in optical sensors. The “Measure App” illustrates the measured depth results of analog-to-digital converter and phase locked loop of depth sensor by time of flight technology in proposed RGB-D camera. The analog circuit design integrated algorithm with natural computation by point cloud in depth camera. The mixed and augmented photo through natural computation by point cloud in depth camera for virtual reality and augmented reality applications. The depth camera of optical sensors through natural computation can propose for virtual reality and augmented reality applications.

REFERENCES

- [1] C.-C. Liu, S.-J. Chang, G.-Y. Huang, and Y.-Z. Lin, “A 10-bit 50-MS/s SAR ADC with a Monotonic Capacitor Switching Procedure,” *IEEE J. Solid-State Circuits*, vol 45, no. 4, pp. 731-740, Apr. 2010.
- [2] Y. Zhu, C.-H. Chan, U.-F. Chio, S.-W. Sin, S.-P. U. R. P. Martins, and F. Maloberti, “A 10-bit 100-MS/s reference-free SAR ADC in 90 nmCMOS,” *IEEE J. Solid-State Circuits*, vol. 45, no. 6, pp. 1111–1121, Jun. 2010.
- [3] Hariprasath, V., Guerber, J., Lee, S.-H., and Moon, U.-K. “Merged capacitor switching based SAR ADC with highest switching energy efficiency,” *Electron. Lett.*, 46,(9), pp. 620-621, 2010.
- [4] C.Yuan and Y.Lam., “Low-energy and area-efficient tri-level switching scheme for SAR ADC,” *Electron. Lett.* , pp. 482-483, 2012.
- [5] Sang-Pil Nam, Yong-Min Kim, Dong-Hyun Hwang, Hyo-Jin Kim, Tai-Ji An, Jun-Sang Park, Suk-Hee Cho, Gil Cho Ahn and Seung-Hoon Lee, “A 10-bit 1 MS/s-to-10MS/s 0.11um CMOS SAR ADC for Analog TV Applications,” *international Soc Design Conference (ISOCC)*, pp.142-147, Nov. 2012.
- [6] J.-F. Huang, C.-W. Shih and R.-Y. Liu, “A 5.8-GHz frequency synthesizer chip design for worldwide interoperability for microwave access application,” *Microwave and Optical Technology Letters 53 (12)*, 2931-2935, 2011.
- [7] R.-L. Bunch, and S. Raman (2003), Large-signal analysis of MOS varactors in CMOS-G_m LC VCOs, *IEEE J. Solid-State Circuits 38 (8)*, 1325-1332.
- [8] J.-F. Huang, W.-C. Lai and W.-J. Lin, “A Time-Interleaved Pipelined ADC Chip Design for 4-G Application,” *The 6th IEEE/International Conference on Advanced Infocomm Technology (ICAIT)* pp. 104-108, 6-9 Jul. 2013.
- [9] W.-C. Lai, J.-F. Huang, W.-C. Chen and F.-T. Kao, “A Continuous-Time Low-Pass Sigma-Delta ADC Chip Design for LTE Communication Application and Bio-signal Acquisitions,” *The 7th International Congress on Image and Signal Processing (CISP)*, pp. 1079-1084, 14-16 Oct. 2014
- [10] W.-C. Lai, J.-F. Huang, W.-J. Lin and T.-C. Chiu, “Time-Interleaved Pipelined ADC Design for Computational Intelligence and Cloud Computing Application,” *The 3rd IEEE International Conference on Cloud Computing and Intelligence Systems (CCIS)*, , pp. 630-633, 27-29 Nov. 2014.