

```
<?xml version="1.0" encoding="UTF-8"?>
<library>
```

FICHER XML D'ORIGINE

```
<wormholes>
```

```
2 <sip_router_s5d1>cmdclk_in:cmdclk_in|cmd_in:cmd_in|cmd_out:cmd_out|clk:clkin|rst:rst_in|out0:wh_out|in0:wh_in|in1:wh_in|in2:wh_in|in3:wh_in|in4:wh_in|generic:generic_def</sip_router_s5d1>
```

```
3 <sip_cid>cmdclk_in:cmdclk_in|cmd_in:cmd_in|rst:rst_in|cmd_out:cmd_out|generic:generic_def</sip_cid>
```

```
4 <sip_cmd12_mux>cmdclk_in:cmdclk_in|cmd0_in:cmd_in|cmd1_in:cmd_in|cmd2_in:cmd_in|cmd3_in:cmd_in|cmd4_in:cmd_in|cmd5_in:cmd_in|cmd6_in:cmd_in|cmd7_in:cmd_in|cmd8_in:cmd_in|cmd9_in:cmd_in|cmd10_in:cmd_in|cmd11_in:cmd_in|cmd_out:cmd_out</sip_cmd12_mux>
```

```
1 <sip_fmcl26>clk:clkin|rst:rst_in|cmdclk_in:cmdclk_in|cmd_in:cmd_in|cmd_out:cmd_out|adc0:wh_out|adc1:wh_out|adc2:wh_out|adc3:wh_out|ext_i2c:ext_i2c|ext_fmcl26:ext_fmcl26|generic:generic_def</sip_fmcl26>
```

```
5 <sip_vc707_mac_engine_sgmi>cmdclk_out:cmdclk_out|cmd_out:cmd_out|cmd_in:cmd_in|clkout:clkout|rst_out:rst_out|ext_mac_engine_sgmi:ext_mac_engine_sgmi|in_data:wh_in|out_data:wh_out</sip_vc707_mac_engine_sgmi>
```

```
<memmap>
```

```
<sip_router_s5d1>nbr_registers:2</sip_router_s5d1>
<sip_cid>nbr_registers:8</sip_cid>
<sip_cmd12_mux>nbr_registers:0</sip_cmd12_mux>
<sip_fmcl26>nbr_registers:131072</sip_fmcl26>
<sip_vc707_mac_engine_sgmi>nbr_registers:0</sip_vc707_mac_engine_sgmi>
```

```
</memmap>
```

```
<whattributes>
</whattributes>
```

```
</library>
```

Programmation du FPGA (version index = 0)

ISE iMPACT (P.20131013) - [Boundary Scan]

File Edit View Operations Output Debug Window Help

iMPACT Flows

- Boundary Scan
- SystemACE
- Create PROM File (PROM File Format...
- WebTalk Data

iMPACT Processes

Available Operations are:

- Program
- Get Device ID
- Get Device Signature/Usercode
- Read Device Status
- One Step SVF
- One Step XSVF

Diagram components:

- TDI
- xc2c64a bypass
- SPI/BPF
- xc7244_vc707
- TDO

Device has eFUSE support
File : C:/Program Files (x86)/4dsp/Common/Firmware/Recovery/244_vc707_fmc126/244_vc707_fmc126.bit

Program Succeeded

Boundary Scan

```
C:\windows\system32\cmd.exe - Fmc12xAPP.exe 1 VC707 0 0 0
{uco type} can be 0 (2500MHz default), 1 (2200MHz option), 2 (2000MHz option),
3 (1600 MHz option), 4 (Internal UCO option -C60)
```

2015.01.05 ESSAI MODIF INDEX

Fichier .bit du BSP

Lancement de l'exe
Fmc12cAPP.exe

```
List of NDIS interfaces found in the system {device index}:
Number of devices found : 1
0. \Device\NPF_{747204A1-4A67-4A74-9C6A-73B142E35ADA}
   - Broadcom NetXtreme Gigabit Ethernet Driver
```

C:\Program Files (x86)\4dsp\FMC Board Support Package\Bins>Fmc12xAPP.exe 1 VC707 0 0 0

```
C:\Program Files (x86)\4dsp\FMC Board Support Package\Bins>Fmc12xAPP.exe 1 UC707
0 0 0
Number of devices found : 1
0. \Device\NPF_{747204A1-4A67-4A74-9C6A-73B142E35ADA}
   - Broadcom NetXtreme Gigabit Ethernet Driver
```

Nom	Modifié le	Type	Taille
Fmc12xAPP.exe	13/06/2014 12:43	Application	29 Ko
adc0.txt	05/01/2015 10:19	Document texte	80 Ko
adc1.txt	05/01/2015 10:19	Document texte	80 Ko
adc2.txt	05/01/2015 10:19	Document texte	80 Ko
adc3.txt	05/01/2015 10:19	Document texte	80 Ko
EthAPI.dll	27/06/2014 10:25	Extension de l'app...	110 Ko
2011211-FMC126_HPC1.xlsx	11/12/2014 15:27	Feuille de calcul ...	522 Ko
adc0.bin	05/01/2015 10:19	Fichier BIN	32 Ko
adc1.bin	05/01/2015 10:19	Fichier BIN	32 Ko
adc2.bin	05/01/2015 10:19	Fichier BIN	32 Ko
adc3.bin	05/01/2015 10:19	Fichier BIN	32 Ko

```
Connected FPGA Device Type: XC7UX485T
Start of program
-----
Constellation ID : 244
Number of Stars : 5
Software Build : 0x5074C736
Firmware Build : 0x00000000
Firmware Version : 0.1
```

```
Found FMC126-UC707 hardware (Ethernet Firmware)
-----
Onboard Monitoring
IIC Mon Dev ID : OK (0x02)
IIC Man Dev ID : OK (0x41)
IIC Mon Sil Rev : OK (0x05)
TEMP ( ADT ) : OK (41.25C)
TEMP ( ADC ) : OK (70.25C)
UDD ( 3.3V ) : OK ( 3.29V)
AIN3 ( UADJ ) : OK ( 1.00V)
AIN4 ( 2.5Vclk) : OK ( 2.46V)
AIN5 ( 3.3Vdig) : OK ( 3.26V)
AIN6 ( 3.3Vadc) : OK ( 3.16V)
AIN7 ( 5.0Vcp ) : OK ( 0.00V)
AIN8 ( 1.8V ) : OK ( 1.76V)
```

```
-----
Configuring FMC12x
PLL locked!!
Training status : Ready
Active channels : A B C D
Pattern check : 3 seconds ! ADC0: 0 ! ADC1: 0 ! ADC2: 0 ! ADC3: 0
```

```
-----
IDELAY Ch 0: 20 | 20 | 20 | 20 | 19 | 19 | 20 | 19 | 16 | 17 | 15
IDELAY Ch 1: 13 | 14 | 13 | 13 | 13 | 13 | 14 | 14 | 13 | 13 | 8
IDELAY Ch 2: 16 | 17 | 17 | 16 | 17 | 17 | 17 | 18 | 18 | 19 | 7
IDELAY Ch 3: 12 | 11 | 11 | 12 | 11 | 11 | 11 | 11 | 9 | 10 | 8
```


```
-----
Measuring on-board frequencies
Stellar IP Clock : 125.00 MHz
ADC A PHY Clock : 156.25 MHz (Fs = 1250.00)
ADC B PHY Clock : 156.23 MHz (Fs = 1249.88)
ADC C PHY Clock : 156.23 MHz (Fs = 1249.88)
ADC D PHY Clock : 156.23 MHz (Fs = 1249.88)
External Trigger : 0.02 MHz
Clock Src Monitor : 312.48 MHz (Fc = 2499.88)
```

```
Running ramp pattern check on channel 0 and card 0..... Passed!
Acquiring 16384 samples on channel 0, card 0
Running ramp pattern check on channel 1 and card 0..... Passed!
Acquiring 16384 samples on channel 1, card 0
Running ramp pattern check on channel 2 and card 0..... Passed!
Acquiring 16384 samples on channel 2, card 0
Running ramp pattern check on channel 3 and card 0..... Passed!
Acquiring 16384 samples on channel 3, card 0
```



End of program.

Appuyez sur une touche pour continuer...

Code Length



Lancement de l'exe Fmc12cAPP.exe



2015.01.05 ESSAI MODIF INDEX

Synthèse avec ISE 14.7 de la constellation d'origine Index=0 (slot HPC#1)

But : comparer le nouveau .bit avec celui du BSP

Fichier .bit du BSP

Ordinateur > OSDisk (C:) > Program Files (x86) > 4dsp > Common > Firmware > Recovery > 244_vc707_fmcl26

Nom	Modifié le	Type	Taille
244_vc707_fmcl26.bit	10/10/2012 04:21	Fichier BIT	9 887 Ko

Nouveau .bit

Ordinateur > F:\DATA (F:) > fpga > 244_vc707_fmcl26 > output > vc707_fmcl26

Nom	Modifié le	Type	Taille
par_usage_statistics.html	05/01/2015 10:59	Chrome HTML Do...	4 Ko
sip_cmd.sip	10/10/2012 02:44	Fichier SIP	3 Ko
testbench_beh.prj	05/01/2015 09:59	Fichier PRJ	2 Ko
testbench_isim_beh.exe	05/01/2015 10:00	Application	93 Ko
testbench_isim_beh.wdb	05/01/2015 10:03	Fichier WDB	2 731 Ko
testbench_stx_beh.prj	05/01/2015 09:59	Fichier PRJ	3 Ko
usage_statistics_webtalk.html	05/01/2015 11:17	Chrome HTML Do...	275 Ko
vc707_fmcl26.bgn	05/01/2015 11:17	Fichier BGN	33 Ko
vc707_fmcl26.bit	05/01/2015 11:17	Fichier BIT	9 088 Ko

Synthèse avec ISE 14.7 de la constellation d'origine Index=0 (slot HPC#1)

Fichier .bit du BSP

C:\Program Files (x86)\4dsp\Common\Firmware\Recovery\244_vc707_fmc126\244_vc707_fmc126.bit

C:\Program Files (x86)\4dsp\FMC Board Support Package\Bins\Fmc12xAPP.exe 1 UC707

```

0 0 0
Number of devices found : 1
0. \Device\NPF_{747204A1-4A67-4A74-9C6A-73B142E35ADA}
- Broadcom NetXtreme Gigabit Ethernet Driver

```

Connected FPGA Device Type: XC7UX485T

Start of program

```

-----
Constellation ID : 244
Number of Stars : 5
Software Build : 0x5074C736
Firmware Build : 0x00000000
Firmware Version : 0.1
-----

```

Found FMC126-UC707 hardware (Ethernet Firmware)

----- Onboard Monitoring -----

```

IIC Mon Dev ID : OK (0x02)
IIC Man Dev ID : OK (0x41)
IIC Mon Sil Rev : OK (0x05)
TEMP ( ADT ) : OK (41.25C)
TEMP ( ADC ) : OK (70.25C)
VDD ( 3.3U ) : OK ( 3.29U)
AIN3 ( UADJ ) : OK ( 1.80U)
AIN4 ( 2.5Uclk) : OK ( 2.46U)
AIN5 ( 3.3Udig) : OK ( 3.26U)
AIN6 ( 3.3Uadc) : OK ( 3.16U)
AIN7 ( 5.0Ucp ) : OK ( 0.00U)
AIN8 ( 1.8U ) : OK ( 1.76U)
-----

```

----- Configuring FMC12x -----

```

PLL locked!!!
Training status : Ready
Active channels : A B C D
Pattern check : 3 seconds | ADC0: 0 | ADC1: 0 | ADC2: 0 | ADC3: 0
-----

```

```

IDELAY Ch 0: 20 | 20 | 20 | 19 | 19 | 20 | 19 | 16 | 17 | 15
IDELAY Ch 1: 13 | 14 | 13 | 13 | 13 | 13 | 14 | 14 | 13 | 8
IDELAY Ch 2: 16 | 17 | 17 | 16 | 17 | 17 | 18 | 18 | 19 | 7
IDELAY Ch 3: 12 | 11 | 11 | 12 | 11 | 11 | 11 | 9 | 10 | 8
-----

```

----- Measuring on-board frequencies -----

```

Stellar IP Clock : 125.00 MHz
ADC A PHY Clock : 156.25 MHz (Fs = 1250.00)
ADC B PHY Clock : 156.23 MHz (Fs = 1249.88)
ADC C PHY Clock : 156.23 MHz (Fs = 1249.88)
ADC D PHY Clock : 156.23 MHz (Fs = 1249.88)
External Trigger : 0.02 MHz
Clock Src Monitor : 312.48 MHz (Fc = 2499.88)
-----

```

```

Running ramp pattern check on channel 0 and card 0..... Passed!
Acquiring 16384 samples on channel 0, card 0
Running ramp pattern check on channel 1 and card 0..... Passed!
Acquiring 16384 samples on channel 1, card 0
Running ramp pattern check on channel 2 and card 0..... Passed!
Acquiring 16384 samples on channel 2, card 0
Running ramp pattern check on channel 3 and card 0..... Passed!
Acquiring 16384 samples on channel 3, card 0
-----

```

End of program.

Nouveau .bit

F:\fpga\244_vc707_fmc126\output\vc707_fmc126\vc707_fmc126.bit

C:\Program Files (x86)\4dsp\FMC Board Support Package\Bins\Fmc12xAPP.exe 1 UC707

```

0 0 0
Number of devices found : 1
0. \Device\NPF_{747204A1-4A67-4A74-9C6A-73B142E35ADA}
- Broadcom NetXtreme Gigabit Ethernet Driver

```

Connected FPGA Device Type: XC7UX485T

Start of program

```

-----
Constellation ID : 244
Number of Stars : 5
Software Build : 0x54AA459D modifié
Firmware Build : 0x00000000
Firmware Version : 0.1
-----

```

Found FMC126-UC707 hardware (Ethernet Firmware)

----- Onboard Monitoring -----

```

IIC Mon Dev ID : OK (0x02)
IIC Man Dev ID : OK (0x41)
IIC Mon Sil Rev : OK (0x05)
TEMP ( ADT ) : OK (44.25C)
TEMP ( ADC ) : OK (72.25C)
VDD ( 3.3U ) : OK ( 3.29U)
AIN3 ( UADJ ) : OK ( 1.80U)
AIN4 ( 2.5Uclk) : OK ( 2.48U)
AIN5 ( 3.3Udig) : OK ( 3.24U)
AIN6 ( 3.3Uadc) : OK ( 3.16U)
AIN7 ( 5.0Ucp ) : OK ( 4.91U)
AIN8 ( 1.8U ) : OK ( 1.76U)
-----

```

----- Configuring FMC12x -----

```

PLL locked!!!
Training status : Ready
Active channels : A B C D
Pattern check : 3 seconds | ADC0: 0 | ADC1: 0 | ADC2: 0 | ADC3: 0
-----

```

```

IDELAY Ch 0: 20 | 20 | 20 | 19 | 19 | 20 | 19 | 16 | 17 | 15
IDELAY Ch 1: 13 | 14 | 13 | 13 | 13 | 14 | 14 | 13 | 14 | 8
IDELAY Ch 2: 16 | 17 | 18 | 17 | 17 | 17 | 18 | 18 | 18 | 8
IDELAY Ch 3: 12 | 11 | 11 | 12 | 11 | 12 | 11 | 9 | 10 | 8
-----

```

----- Measuring on-board frequencies -----

```

Stellar IP Clock : 125.00 MHz
ADC A PHY Clock : 156.25 MHz (Fs = 1250.00)
ADC B PHY Clock : 156.25 MHz (Fs = 1250.00)
ADC C PHY Clock : 156.23 MHz (Fs = 1249.88)
ADC D PHY Clock : 156.23 MHz (Fs = 1249.88)
External Trigger : 0.02 MHz
Clock Src Monitor : 312.48 MHz (Fc = 2499.88)
-----

```

```

Running ramp pattern check on channel 0 and card 0..... Passed!
Acquiring 16384 samples on channel 0, card 0
Running ramp pattern check on channel 1 and card 0..... Passed!
Acquiring 16384 samples on channel 1, card 0
Running ramp pattern check on channel 2 and card 0..... Passed!
Acquiring 16384 samples on channel 2, card 0
Running ramp pattern check on channel 3 and card 0..... Passed!
Acquiring 16384 samples on channel 3, card 0
-----

```

End of program.