



LH79520-10: Setting and Configuring the Audio Interface

Application Note 176

Andrew Wawra

Logic Product Development

Published: June 2004

Abstract

This document explains why the CODEC's power down control register's power, clock, and oscillator bits on the LH79520-10 must always be enabled (set to 0).

This file contains source code, ideas, techniques, and information (the Information) which are Proprietary and Confidential Information of Logic Product Development, Inc. This information may not be used by or disclosed to any third party except under written license, and shall be subject to the limitations prescribed under license.

No warranties of any nature are extended by this document. Any product and related material disclosed herein are only furnished pursuant and subject to the terms and conditions of a duly executed license or agreement to purchase or lease equipments. The only warranties made by Logic Product Development, if any, with respect to the products described in this document are set forth in such license or agreement. Logic Product Development cannot accept any financial or other responsibility that may be the result of your use of the information in this document or software material, including direct, indirect, special or consequential damages.

Logic Product Development may have patents, patent applications, trademarks, copyrights, or other intellectual property rights covering the subject matter in this document. Except as expressly provided in any written agreement from Logic Product Development, the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.

The information contained herein is subject to change without notice. Revisions may be issued to advise of such changes and/or additions.

© Copyright 2002, Logic Product Development, Inc. All Rights Reserved.

REVISION HISTORY

| REV | EDITOR | DESCRIPTION | APPROVAL | DATE |
|-----|--------------------------------|-------------|----------|--------|
| A | Erik Reynolds, Andrew Wawra | Release | ECR | 6/9/04 |

1 Introduction

This document is applicable to LH79520-10 card engine. For this card engine, the Power Down Control register's power, clock, and oscillator bits on the CODEC must always be enabled (set to 0). Without this setting, the card engine will lock at system reset.

2 Audio CODEC Additional Info: Setting and Configuring

Attention must be made when writing to the CODEC control registers, specifically the "Power Down Control" (CODEC offset + 0000110). The bits "OFF" (power - bit D7), "CLK" (clock - bit D6), and "OSC" (oscillator - D5) *must* be set to '0'.

The LH79520 processor turns off all external clocks during system reset. Therefore, the CODEC signal "MFP34-CODEC_CLKOUT" is routed to be the bus clock signal during system reset via the card engine CPLD to provide a bus clock to the system. Without a bus clock, the SDRAM will come up in an unknown state and will then attempt to drive the bus, consequently locking the system. Hence, on reset, the CODEC clock is used to drive the bus clock to bring SDRAM up in a known state and allow the card engine to function properly.

3 Summary

The CODEC power, clock, and oscillator must always be enabled (set to 0).