


MICROELECTRONICS DIVISION 8181 BYERS ROAD MIAMISBURG, OHIO 45342

(513) 866-7471  
TLX 28-8010 NCRMICRO, MSBG

## Electrically alterable ROM MNOS P-channel technology



- 1024 X 4 Organization
- 10-Bit Binary Addressing
- 2 Chip Select Inputs
- Electrically Reprogrammable
- 2.0  $\mu$ s Access Time
- 20 ms/4-bit Word Write Time
- 100 ms Simultaneous Erasure of All Data
- Minimum Data Retention—10<sup>11</sup> Read Accesses/Word Between Refresh
- Three-State Outputs
- 24 Pin Ceramic DIP
- Unpowered, Nonvolatile Data Storage — 10 Years at 70° C
- Control, Address and Data Inputs TTL-Compatible with Pull-Up Resistors

S-62

003506

ORIG

T-3504

1-1 STANDARD 24 PIN SIDE BRAZE DIP  
(1.2 x 0.6 IN.)

6" Rows

### PIN CONFIGURATION

Φ <sub>1</sub>	1	V <sub>DD</sub>
V <sub>SS</sub>	2	V <sub>M</sub>
ST	3	CS <sub>1</sub>
V <sub>EE</sub>	4	CS <sub>2</sub>
D <sub>4</sub>	5	A <sub>9</sub>
D <sub>3</sub>	6	A <sub>8</sub>
D <sub>2</sub>	7	A <sub>7</sub>
D <sub>1</sub>	8	A <sub>6</sub>
W	9	A <sub>5</sub>
V <sub>R</sub>	10	A <sub>4</sub>
A <sub>0</sub>	11	A <sub>3</sub>
A <sub>1</sub>	12	A <sub>2</sub>


The NCR 2401 is a fully decoded, 1024 x 4-bit electrically erasable and reprogrammable ROM utilizing second-generation NCR MNOS epitaxial processing technology.

Data is stored by applying negative writing pulses that selectively tunnel charge into the oxidenitride interface at the gate insulator of the 4096 MNOS memory transistors. When the writing voltage is removed, the charge trapped at the interface is manifested as a negative shift in the threshold voltage of the selected memory transistors.

Stored data may be accessed a minimum of 10<sup>11</sup> times without refresh and is nonvolatile in the unpowered state in excess of ten years. Data is erased by applying a -28 V pulse to the erase substrate of the device. Although the NCR 2401 is not intended for use as a read/write memory, data can be erased and rewritten up to a maximum of 10<sup>4</sup> times.

While the information herein presented has been checked for both accuracy and reliability, NCR assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. The publication and dissemination of the enclosed information confers no license, by implication or otherwise, under any patent or patent rights owned by NCR.

### FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS\*

All inputs or outputs relative to V <sub>SS</sub>	.....	+0.3V to -30V
Operating ambient temperature	.....	0°C to +70°C
Storage temperature	.....	-65°C to +150°C
Soldering temperature of leads (10 seconds)	.....	+300°C

\* Stresses above "absolute maximum ratings" may result in damage to the device. Functional operation of devices at the "absolute maximum ratings" or above the recommended operational limits stipulated elsewhere in this specification is not implied.

RECOMMENDED OPERATING CONDITIONS, T<sub>A</sub> = 0°C TO 70°C

Symbol	Parameter	Erase Mode			Write Mode			Read Mode			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
V <sub>DD</sub>	Supply Voltage	4.75	V <sub>SS</sub>	V <sub>SS</sub> + 0.3V	V <sub>SS</sub> - 29	V <sub>SS</sub> - 28	V <sub>SS</sub> - 27	V <sub>SS</sub> - 20	V <sub>SS</sub> - 19	V <sub>SS</sub> - 18	V
V <sub>SS</sub>	Substrate supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	V
V <sub>M</sub>	Memory voltage		V <sub>SS</sub>		V <sub>SS</sub> - 29	V <sub>SS</sub> - 28	V <sub>SS</sub> - 27	V <sub>SS</sub> - 10.5	V <sub>SS</sub> - 10	V <sub>SS</sub> - 9.5	V
V <sub>R</sub>	Reference voltage		V <sub>SS</sub>		V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> - 20	V <sub>SS</sub> - 19	V <sub>SS</sub> - 18	V
V <sub>EEH</sub>	Erase substrate input high	V <sub>SS</sub> - 0.4	V <sub>SS</sub>	V <sub>SS</sub> + 0.3	V <sub>SS</sub> - 0.4	V <sub>SS</sub>	V <sub>SS</sub> + 0.3	V <sub>SS</sub> - 0.4	V <sub>SS</sub>	V <sub>SS</sub> + 0.3	V
V <sub>EEL</sub>	Erase substrate input low	V <sub>SS</sub> - 29	V <sub>SS</sub> - 28	V <sub>SS</sub> - 27	V <sub>SS</sub> - 0.4	V <sub>SS</sub>	V <sub>SS</sub> + 0.3	V <sub>SS</sub> - 0.4	V <sub>SS</sub>	V <sub>SS</sub> + 0.3	V
V <sub>WH</sub>	Write control input high	V <sub>SS</sub> - 29	V <sub>SS</sub>	V <sub>SS</sub> + 0.3	V <sub>SS</sub> - 1.5	V <sub>SS</sub>	V <sub>SS</sub> + 0.3	V <sub>SS</sub> - 1.5	V <sub>SS</sub>	V <sub>SS</sub> + 0.3	V
V <sub>WL</sub>	Write control input low	V <sub>SS</sub> - 29		V <sub>SS</sub> - 4.4	V <sub>SS</sub> - 29		V <sub>SS</sub> - 4.4	V <sub>SS</sub> - 1.5	V <sub>SS</sub>	V <sub>SS</sub> + 0.3	V
V <sub>φH</sub>	φ <sub>1</sub> input high voltage		Don't Care		V <sub>SS</sub> - 0.8	V <sub>SS</sub>	V <sub>SS</sub> + 0.3	V <sub>SS</sub> - 0.8	V <sub>SS</sub>	V <sub>SS</sub> + 0.3	V
V <sub>φL</sub>	φ <sub>1</sub> input low voltage		Don't Care		V <sub>SS</sub> - 29	V <sub>SS</sub> - 28	V <sub>SS</sub> - 27.0	V <sub>SS</sub> - 25	V <sub>SS</sub> - 19	V <sub>SS</sub> - 18	V
V <sub>IH</sub>	Address and CS input high		Don't Care		V <sub>SS</sub> - 1.5	V <sub>SS</sub>	V <sub>SS</sub> + 0.3	V <sub>SS</sub> - 1.5	V <sub>SS</sub>	V <sub>SS</sub> + 0.3	V
V <sub>IL</sub>	Address and CS input low		Don't Care		V <sub>DD</sub>		V <sub>SS</sub> - 4.4	V <sub>DD</sub>		V <sub>SS</sub> - 4.4	V
V <sub>DH</sub>	Data input high voltage		Don't Care		V <sub>SS</sub> - 1.5	V <sub>SS</sub>	V <sub>SS</sub> + 0.3			Not Applicable	V
V <sub>DL</sub>	Data input low voltage		Don't Care		V <sub>DD</sub>		V <sub>SS</sub> - 4.4			Not Applicable	V

STATIC ELECTRICAL CHARACTERISTICS, T<sub>A</sub> = 0°C TO 70°C

NO EXTERNAL LOADS EXCEPT AS NOTED

Symbol	Parameter	Conditions All Pins at V <sub>SS</sub> Unless Noted	Min	Typ	Max	Unit
I <sub>IN</sub>	Input leakage current (except pins 1, 2, 4, 5, 6, 7, 8, and 24) @ V <sub>SS</sub> - 15V	φ <sub>1</sub> = V <sub>DD</sub> = V <sub>SS</sub> - 20			-2.0	μA
I <sub>φ1</sub>	φ <sub>1</sub> Leakage current @ V <sub>SS</sub> - 29V	V <sub>DD</sub> = V <sub>SS</sub> - 29, W = V <sub>SS</sub> - 25			-200	μA
I <sub>O</sub>	Output leakage current @ V <sub>SS</sub> - 15V	Chip deselected			-10.0	μA
I <sub>EEL</sub>	Erase substrate leakage current @ V <sub>SS</sub> - 28V	W = V <sub>SS</sub> - 25			-200	μA
I <sub>DD1</sub>	V <sub>DD</sub> supply current — read mode @ V <sub>SS</sub> - 19V	Outputs open See Figure 6			-8.5	mA
I <sub>DD2</sub>	V <sub>DD</sub> supply current — write mode = V <sub>SS</sub> - 28V	Outputs open See Figure 5			-18	mA
V <sub>OH</sub>	Data output high voltage — TTL load	One Series 7400 TTL load with R <sub>S</sub> = 1KΩ V <sub>CC</sub> = V <sub>SS</sub> (See TTL Notes, Page 6)	-2.0			mA
V <sub>OL</sub>	Data output low voltage — TTL load	C <sub>L</sub> = 100pf	+3.2			mA
V <sub>OH</sub>	Data Output high voltage — MOS	C <sub>L</sub> = 100pf	V <sub>SS</sub> - 1.5			V
V <sub>OL</sub>	Data Output Low Voltage — MOS	Typical write conditions	10		V <sub>SS</sub> - 10	V
T <sub>S</sub>	Unpowered nonvolatile data storage					Years

CAPACITANCE AT V<sub>IN</sub> = V<sub>SS</sub>, ALL OTHER PINS GROUNDED (V<sub>SS</sub>), f = 1 MHZ

Symbol	Parameter	Min	Typ	Max	Unit
C <sub>I</sub>	Address and chip select input capacitance		5	7	pf
C <sub>W</sub>	Write control input capacitance		10	20	pf
C <sub>φ1</sub>	φ <sub>1</sub> Input Capacitance		40	50	pf
C <sub>EE</sub>	Erase substrate capacitance		600	700	pf
C <sub>D</sub>	Data input/output capacitance		6	10	pf

ERASE CYCLE CHARACTERISTICS,  $T_A = 0^\circ C$  TO  $70^\circ C$ 


Symbol	Parameter	Min	Typ	Max	Unit
$t_E$ $t_r$ , $t_f$ $t_o$	$V_{EE}$ erase pulse width $V_{EE}$ rise time, $V_{EE}$ fall time Write-erase overlap	100 0.01 10	1000 1.0	1000 1.0	$\mu S$ $mS$ $\mu S$

The timing diagram illustrates the sequence of signals during an erase cycle. The Write control (W) signal starts at V\_WH and ends at V\_WL. The Erase signal (V\_EE) starts at V\_EEH and ends at V\_EEL. The Substrate signal (V\_EEL) is active during the erase pulse. Address (A\_0 to A\_9) and Chip Select (CS\_1, CS\_2) are held high (V\_IH) or low (V\_IL) during the pulse. Pulsed phi\_1 is shown as a series of pulses. Data Input (D\_1 to D\_4) is shown as a series of pulses, with the period indicated as 'DON'T CARE'.

WRITE CYCLE CHARACTERISTICS,  $T_A = 0^\circ C$  TO  $70^\circ C$ 

(SEE NOTE 3)

Symbol	Parameter	Min	Typ	Max	Unit
$N_{\phi W}$	Number of $\phi_1$ write pulses (@ $100 \mu S \pm 10\%$ , $5 \mu S$ min. dead time between pulses)	100	200	300	Pulses
$t_{D7}$	Write control rise to pulsed $\phi_1$ rise delay	500			$\mu S$
$t_{D8}$	Address change and chip select fall to pulsed $\phi_1$ rise delay	500			$\mu S$
$t_{D9}$	Pulsed $\phi_1$ fall to address and chip select change delay	0.0			$\mu S$
$t_{D10}$	Data input change to pulsed $\phi_1$ rise delay	0.0			$\mu S$
$t_{D11}$	Pulsed $\phi_1$ fall to data input change delay	0.0			$\mu S$
$N_W$	Number of times word may be rewritten				$10^4$



## READ CYCLE CHARACTERISTICS

 $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ 

Symbol	Parameter (See figures 1 through 4)	Min	Typ	Max	Unit
$t_A$ $t_{\phi 1}$ $t_{D1}$ $t_{D2}$ $t_{D3}$ $t_{D4}$ $N_{RA}$	Access time $\phi_1$ Pulse width (rise and fall times $\approx 50\text{NS}$ ) (See Note 1) Address and chip select change to $\phi_1$ rise delay $\phi_1$ Fall to address and chip select change delay $\phi_1$ Fall to data output valid delay (See Notes 1 and 2) $\phi_1$ Rise to floated output delay Number of read accesses word between refresh	850 400 0 750 300 $10^{11}$	2000 ns ns $\mu\text{s}$ ns ns	2.0 ns ns $\mu\text{s}$ 750 300	$\mu\text{s}$ ns ns $\mu\text{s}$ ns ns

Timing diagram showing waveforms for Chip Select ( $CS_1, CS_2$ ), Address ( $A_0 \rightarrow A_9$ ),  $\phi_1$ , and Data Output ( $D_0 \rightarrow D_4$ ). The diagram illustrates the sequence of events during a read cycle, including the selection period, address and control timing, and the resulting data output states.

## FUNCTIONAL INFORMATION

ALL CONTROL, ADDRESS AND DATA INPUTS ARE TTL-COMPATIBLE WITH PULL-UP RESISTORS

Chip Select ( $CS_1, CS_2$ )

Both must be in the high state to enable the data output terminals or write data into the device.

Data Input/Output ( $D_1 \rightarrow D_4$ )

$D_1$  through  $D_4$  are bidirectional data terminals. Data are entered on these terminals during the write cycle and read out during the read cycle. When deselected, these terminals are in a floating condition.

Write Control ( $\bar{W}$ )

The write control terminal must be in the low state in order to write data into the device.

Phase One ( $\phi_1$ )

During the write operation, multiple  $100\text{ }\mu\text{s}$  pulses must be applied to the  $\phi_1$  terminal to fully shift the memory transistor threshold voltage to its most negative state. This is required for voltage bootstrapping in the row-selection circuitry. The  $\phi_1$  input is high-level and not TTL-compatible.


Note 1 — Due to the dynamic nature of the circuit, a "NOT" time in excess of  $40\text{ }\mu\text{s}$ . may result in a floated output condition. Consequently, data must be resampled within a  $40\text{ }\mu\text{s}$ . time period following the fall of  $\phi_1$  to ensure its validity.

Note 2 — Several seconds may be required following a programming operation for the circuit to become operable in the read mode. If data is to be verified immediately following programming, a forward current of  $+1\text{ mA} \pm 10\%$  may be forced into the erase substrate junction (Pin 4,  $V_{EE}$ ), for a period not to exceed 10 milliseconds, to quickly dissipate charge trapped at internal circuit nodes.


Note 3 — Maximum power dissipation occurs during programming. When programming multichip systems where the application of programming voltages is required for several minutes, forced air cooling is recommended to reduce package temperature. Power is not reduced when chip is deselected.

OTHER CONTROL  
AND POWER  
INPUTS

### A 4096 x 4 EAROM SUBSYSTEM ORGANIZATION




### MOS INTERFACE



### TTL INTERFACE

$C_S$  1000 pf  
 $R_S$  1000  $\Omega$

\*  $R_L$  as necessary  
see page 2 -- Input requirements



**NCR**  
NCR CORPORATION

4096-BIT EAROM™ MEMORY

MICROELECTRONICS DIVISION

10177

240

8181 Byers Road  
Mariaville, Ohio 45342  
(513) 866-7471